## Z86E04/E08 CMOS Z8 OTP MICROCONTROLLERS

## PRODUCT DEVICES

| Part <br> Number | Oscillator <br> Type | Operating <br> $V_{\text {cc }}$ | Operating <br> Temperature | ROM <br> (KB) | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Z86E0412PEC | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 1 | 18 -Pin DIP |
| Z86E0412PSC1866 | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 1 | 18 -Pin DIP |
| Z86E0412PSC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 1 | 18 -Pin DIP |
| Z86E0412PEC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 1 | 18 -Pin DIP |
| Z86E0412SEC | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 1 | 18 -Pin SOIC |
| Z86E0412SSC1866 | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 1 | 18 -Pin SOIC |
| Z86E0412SSC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 1 | 18 -Pin SOIC |
| Z86E0412SEC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 1 | 18 -Pin SOIC |
| Z86E0812PEC | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 2 | 18 -Pin DIP |
| Z86E0812PSC1866 | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 2 | 18 -Pin DIP |
| Z86E0812PSC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 2 | 18 -Pin DIP |
| Z86E0812PEC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 2 | 18 -Pin DIP |
| Z86E0812SEC | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 2 | 18 -Pin SOIC |
| Z86E0812SSC1866 | Crystal | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 2 | 18 -Pin SOIC |
| Z86E0812SSC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ | 2 | 18 -Pin SOIC |
| Z86E0812SEC1903 | RC | $4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} / 105^{\circ} \mathrm{C}$ | 2 | 18 -Pin SOIC |

Several key product features of the extensive family of Zilog Z86E04/E08 CMOS OTP microcontrollers are presented in the above table. This table enables the user to identify which of the E04/E08 product variants most closely match the user's application requirements.

## FEATURES

- 14 Input/Output Lines
- Six Vectored, Prioritized Interrupts
(3 falling edge, 1 rising edge, 2 timers)
- Two Analog Comparators
- Program Options:
- Low Noise
- ROM Protect
- Auto Latch
- Watch-Dog Timer (WDT)
- EPROM/Test Mode Disable

Two Programmable 8-Bit Counter/Timers, Each with 6-Bit Programmable Prescaler

WDT/ Power-On Reset (POR)

- On-Chip Oscillator that Accepts XTAL, Ceramic Resonance, LC, RC, or External Clock

Clock-Free WDT Reset
Low-Power Consumption ( 50 mw typical)
Fast Instruction Pointer ( $1 \mu \mathrm{~s}$ @ 12 MHz )
RAM Bytes (125)

## GENERAL DESCRIPTION

Zilog's Z86E04/E08 Microcontrollers (MCU) are One-Time Programmable (OTP) members of Zilog's single-chip Z8 ${ }^{\text {® }}$ MCU family that allow easy software development, debug, prototyping, and small production runs not economically desirable with masked ROM versions.

For applications demanding powerful I/O capabilities, the Z86E04/E08's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Two on-chip counter/timers, with a large number of user selectable modes, offload the system of administering real-time tasks such as counting/timing and I/O data communications.

Note: All Signais with an overline, "-", are active Low, for example: $B / \bar{W}$ (WORD is active Low); $\bar{B} / W$ (BYTE is active Low, only).

Power connections follow conventional descriptions below:

| Connection | Clrcult | Device |
| :---: | :---: | :---: |
| Power | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{DD}}$ |
| Ground | GND | $\mathrm{V}_{\mathrm{SS}}$ |



Flgure 1. Functional Block Dlagram

GENERAL DESCRIPTION (Continued)


Figure 2. EPROM Programming Mode Block Diagram

## PIN DESCRIPTION



Figure 3. 18-Pin EPROM Mode Configuration

Table 1. 18-Pin DIP Pin Identification

| EPROM Programming Mode |  |  |  |
| :--- | :---: | :---: | :---: |
| Pin \# | Symbol | Function | Direction |
| $1-4$ | D4-D7 | Data 4, 5, 6,7 | In/Output |
| 5 | V $_{\mathrm{CC}}$ | Power Supply |  |
| 6 | NC | No Connection |  |
| 7 | $\overline{\text { CE }}$ | Chip Enable | Input |
| 8 | $\overline{\text { OE }}$ | Output Enable | Input |
| 9 | EPM | EPROM Prog Mode | Input |
| 10 | V $_{\text {PP }}$ | Prog Voltage | Input |
| 11 | Clear | Clear Clock | Input |
| 12 | Clock | Address | Input |
| 13 | PGM | Prog Mode | Input |
| 14 | GND | Ground |  |
| $15-18$ | D0-D3 | Data 0,1,2,3 | In/Output |



Figure 4. 18-Pin DIP/SOIC Mode Configuration

Table 2. 18-PIn DIP/SOIC PIn Identification

| Standard Mode |  |  |  |
| :--- | :--- | :--- | :---: |
| PIn \# | Symbol | Function | Direction |
| $1-4$ | P24-P27 | Port 2, Pins 4,5,6,7 | In/Output |
| 5 | V CC $^{l}$ | Power Supply |  |
| 6 | XTAL2 | Crystal Osc. Clock | Output |
| 7 | XTAL1 | Crystal Osc. Clock | Input |
| 8 | P31 | Port 3, Pin 1, AN1 | Input |
| 9 | P32 | Port 3, Pin 2, AN2 | Input |
| 10 | P33 | Port 3, Pin 3, REF | Input |
| $11-13$ | P00-P02 | Port 0, Pins 0,1,2 | In/Output |
| 14 | GND | Ground |  |
| $15-18$ | P20-P23 | Port 2, Pins 0,1,2,3 | In/Output |

## ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. Total power
dissipation should not exceed 462 mW for the package. Power dissipation is calculated as follows:

$$
\begin{aligned}
\text { Total Power Dissipation }= & V_{D D} \times\left[I_{D D}-\left(\text { sum of } I_{O H}\right)\right] \\
& + \text { sum of }\left[\left(V_{D D}-V_{O H}\right) \times I_{O H}\right] \\
& + \text { sum of }\left(\mathrm{V}_{O L} \times I_{O L}\right)
\end{aligned}
$$

| Parameter | Min | Max | Unlts | Note |
| :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature under Bias | -40 | +105 | C |  |
| Storage Temperature | -65 | +150 | C |  |
| Voltage on any Pin with Respect to $\mathrm{V}_{\text {ss }}$ | -0.7 | +12 | V | 1 |
| Voltage on $\mathrm{V}_{\text {DD }}$ Pin with Respect to $\mathrm{V}_{S S}$ | -0.3 | +7 | V |  |
| Voltage on Pins 7, 8, 9, 10 with Respect to $\mathrm{V}_{\text {SS }}$ | -0.6 | $\mathrm{V}_{D D^{+1}}$ | V | 2 |
| Total Power Dissipation |  | 1.65 | W |  |
| Maximum Allowable Current out of $\mathrm{V}_{\text {Ss }}$ |  | 300 | mA |  |
| Maximum Allowable Current into $\mathrm{V}_{D D}$ |  | 220 | mA |  |
| Maximum Allowable Current into an Input Pin | -600 | +600 | $\mu \mathrm{A}$ | 3 |
| Maximum Allowable Current into an Open-Drain Pin | -600 | +600 | $\mu \mathrm{A}$ | 4 |
| Maximum Allowable Output Current Sinked by Any I/O Pin |  | 25 | mA |  |
| Maximum Allowable Output Current Sourced by Any I/O Pin |  | 25 | mA |  |
| Total Maximum Output Current Sinked by a Port |  | 60 | mA |  |
| Total Maximum Output Current Sourced by a Port |  | 45 | mA |  |

## Notes:

1. This applies to all pins except where otherwise noted. Maximum current into pin must be $\pm 600 \mu \mathrm{~A}$.
2. There is no input protection diode from pin to $\mathrm{V}_{\mathrm{DD}}$ (not applicable to EPROM Mode).
3. This excludes Pin 6 and Pin 7.
4. Device pin is not at an output Low state.

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 5).


Figure 5. Test Load Diagram

## CAPACITANCE

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$, unmeasured pins returned to GND.

| Parameter | Min | Max |
| :--- | :---: | :---: |
| Input capacitance | 0 | 10 pF |
| Output capacitance | 0 | 20 pF |
| /O capacitance | 0 | 25 pF |

## DC ELECTRICAL CHARACTERISTICS

## Standard Temperature

| Sym | Parameter | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  | Typical @ $\mathbf{2 5}^{\circ} \mathrm{C}$ | Units | Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{c c}$ [4] | Min | Max |  |  |  |  |
| $\overline{V_{\text {InMAX }}}$ | Max Input Voltage | 4.5 V |  | 12 |  | V | $\mathrm{I}_{\text {In }}<250 \mu \mathrm{~A}$ | 1 |
|  |  | 5.5 V |  | 12 |  | V | $\mathrm{I}_{\text {In }}<250 \mu \mathrm{~A}$ | 1 |
| $\overline{\mathrm{V}_{\mathrm{CH}}}$ | Clock Input High Voltage | 4.5 V | $0.8 \mathrm{~V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | 2.8 | V | Driven by External Clock Generator |  |
|  |  | 5.5 V | $0.8 \mathrm{~V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.8 | V | Driven by External Clock Generator |  |
| $\overline{V_{C L}}$ | Clock Input Low Voltage | 4.5 V | $\mathrm{V}_{\mathrm{ss}}-0.3$ | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | 1.7 | V | Driven by External Clock Generator |  |
|  |  | 5.5 V | $\mathrm{V}_{\mathrm{ss}}-0.3$ | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | 1.7 | V | Driven by External Clock Generator |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Input High Voltage | $\begin{aligned} & 4.5 \mathrm{~V} \\ & 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{cc}} \\ & 0.7 \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.3 \\ & \mathrm{v}_{\mathrm{cc}}+0.3 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |  |
| $\overline{\mathrm{V}} \mathrm{L}$ | Input Low Voitage | $\begin{aligned} & \hline 4.5 \mathrm{~V} \\ & 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{ss}}-0.3 \\ & \mathrm{~V}_{\mathrm{ss}}-0.3 \end{aligned}$ | $\begin{aligned} & 0.2 \mathrm{~V}_{\mathrm{cc}} \\ & 0.2 \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |  |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Output High Voltage | 4.5 V | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | 4.8 | V | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 5 |
|  |  | 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | 4.8 | V | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 5 |
|  |  | 4.5 V | $\mathrm{V}_{\text {CC }}-0.4$ |  | 4.8 | V | Low Noise @ $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  |
|  |  | 5.5 V | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | 4.8 | V | Low Noise @ $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  |
| $\overline{V_{\text {OLI }}}$ | Output Low Voltage | 4.5 V |  | 0.8 | 0.1 | V | $\mathrm{I}_{\mathrm{OL}}=+4.0 \mathrm{~mA}$ | 5 |
|  |  | 5.5 V |  | 0.4 | 0.1 | V | $\mathrm{I}_{\mathrm{OL}}=+4.0 \mathrm{~mA}$ | 5 |
|  |  | 4.5 V |  | 0.4 | 0.1 | V | Low Noise @ $\mathrm{I}_{\text {OL }}=1.0 \mathrm{~mA}$ |  |
|  |  | 5.5 V |  | 0.4 | 0.1 | V | Low Noise @ $\mathrm{l}_{\text {oL }}=1.0 \mathrm{~mA}$ |  |
| $\overline{V_{O L 2}}$ | Output Low Voltage | 4.5 V |  | 0.8 | 0.8 | V | $\mathrm{l}_{\mathrm{OL}}=+12 \mathrm{~mA}$, | 5 |
|  |  | 5.5 V |  | 0.8 | 0.8 | V | $\mathrm{I}_{\mathrm{OL}}=+12 \mathrm{~mA}$, | 5 |
| $\bar{V}_{\text {OFFSET }}$ | Comparator Input | 4.5 V |  | 25.0 | 10.0 | mV |  |  |
|  | Offset Voltage | 5.5 V |  | 25.0 | 10.0 | mV |  |  |
| $\overline{\mathrm{V}} \mathrm{LV}$ | $\mathrm{V}_{\mathrm{CC}}$ Low Voltage Auto Reset |  | 2.2 | 3.0 | 2.8 | V | @ 6 MHz Max. Int. CLK Freq. |  |
| $\overline{\text { ILI }}$ |  | 4.5 V |  | 1.0 |  |  |  |  |
|  | (Input Bias Current of Comparator) | 5.5 V | -1.0 | 1.0 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ |  |
| $\overline{\mathrm{OL}}$ | Output Leakage | 4.5 V | -1.0 | 1.0 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ |  |
|  |  | 5.5 V | -1.0 | 1.0 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ |  |
| $\overline{V_{\text {ICR }}}$ | Comparator Input Common Mode Voltage Range |  | 0 | $\mathrm{V}_{C C^{-1.0}}$ |  | V |  |  |


| Sym | Parameter | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to +70${ }^{\circ} \mathrm{C}$ Typical |  |  |  |  | Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{cc}}$ [4] | Min | Max | @ $\mathbf{2 5}^{\circ} \mathrm{C}$ | Units |  |  |
| $\overline{C C}$ | Supply Current | 4.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
|  |  | 5.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
|  |  | 4.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
|  |  | 5.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
|  |  | 4.5 V |  | 20.0 | 12.0 | mA | All Output and $\mathrm{I} / \mathrm{O}$ Pins Floating @ 12 MHz | 5,7 |
|  |  | 5.5 V |  | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| $\overline{\mathrm{CCO}}$ | Standby Current | 4.5 V |  | 4.0 | 2.5 | mA | HALT Mode $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{Cc}} @ 2 \mathrm{MHz}$ | 5,7 |
|  |  | 5.5 V |  | 4.0 | 2.5 | mA | $\begin{aligned} & \text { HALT Mode } \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}} @ 2 \mathrm{MHz} \end{aligned}$ | 5,7 |
|  |  | 4.5 V |  | 5.0 | 3.0 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}} @ 8 \mathrm{MHz}$ | 5,7 |
|  |  | 5.5 V |  | 5.0 | 3.0 | mA | HALT Mode $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$. $\mathrm{V}_{\mathrm{CC}} @ 8 \mathrm{MHz}$ | 5,7 |
|  |  | 4.5 V |  | 7.0 | 4.0 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}} @ 12 \mathrm{MHz}$ | 5,7 |
|  |  | 5.5 V |  | 7.0 | 4.0 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}} @ 12 \mathrm{MHz}$ | 5,7 |
| ICC | Supply Current (Low Noise Mode) | 4.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
|  |  | 5.5 V |  | 11.0 | 6.8 | mA | All Output and $\mathrm{I} / \mathrm{O}$ Pins Floating @ 1 MHz | 7 |
|  |  | 4.5 V |  | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
|  |  | 5.5 V |  | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
|  |  | 4.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |
|  |  | 5.5 V |  | 15.0 | 8.2 | mA | All Output and $1 / O$ Pins Floating @ 4 MHz | 7 |

DC ELECTRICAL CHARACTERISTICS (Continued)


## DC ELECTRICAL CHARACTERISTICS

## Extended Temperature

| Sym | Parameter | $\mathrm{V}_{\mathrm{cc}}$ [4] | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =-40^{\circ} \mathrm{C} \text { to } \\ & +105^{\circ} \mathrm{C} \end{aligned}$ |  | Typical <br> @ $\mathbf{2 5}^{\circ} \mathrm{C}$ | Units | Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| $\bar{V}_{\text {INMAX }}$ | Max Input Voltage | 4.5 V |  | 12.0 |  | V | $\mathrm{I}_{\mathrm{IN}}<250 \mu \mathrm{~A}$ | 1 |
|  |  | 5.5 V |  | 12.0 |  | V | $\mathrm{I}_{\mathrm{IN}}<250 \mu \mathrm{~A}$ | 1 |
| $\overline{\mathrm{V}_{\mathrm{CH}}}$ | Clock Input High Voltage | 4.5 V | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | 2.8 | V | Driven by External Clock Generator |  |
|  |  | 5.5 V | $0.8 \mathrm{~V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.8 | V | Driven by External Clock Generator |  |
| $\overline{V_{C L}}$ | Clock Input Low Voltage | 4.5 V | $\mathrm{V}_{\mathrm{Ss}}-0.3$ | $0.2 \mathrm{~V}_{\text {c }}$ | 1.7 | V | Driven by External Clock Generator |  |
|  |  | 5.5V | $\mathrm{V}_{\text {ss }}-0.3$ | 0.2 V cc | 1.7 | V | Driven by External Clock Generator |  |
| $\overline{V_{\text {IH }}}$ | Input High Voltage | 4.5 V | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | 2.8 | V |  |  |
|  |  | 5.5 V | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.8 | V |  |  |
| $\overline{\mathrm{V}} \mathrm{L}$ | Input Low Voltage | 4.5 V | $\mathrm{V}_{\text {Ss }}-0.3$ | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | 1.5 | V |  |  |
|  |  | 5.5 V | $\mathrm{V}_{\text {Ss }}-0.3$ | $0.2 \mathrm{~V}_{c c}$ | 1.5 | V |  |  |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Output High Voltage | 4.5 V | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  | 4.8 | V | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 5 |
|  |  | 5.5 V | $\mathrm{V}_{C C}-0.4$ |  | 4.8 | V | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ | 5 |
|  |  | 4.5 V | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  |  | V | Low Noise @ $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  |
|  |  | 5.5 V | $\mathrm{V}_{\mathrm{cc}}{ }^{-0.4}$ |  |  | V | Low Noise @ $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |  |
| $\overline{\mathrm{V}_{\text {OL1 }}}$ | Output Low Voltage | 4.5 V |  | 0.4 | 0.1 | V | $\mathrm{IOL}=+4.0 \mathrm{~mA}$ | 5 |
|  |  | 5.5 V |  | 0.4 | 0.1 | V | $\mathrm{l}_{\mathrm{OL}}=+4.0 \mathrm{~mA}$ | 5 |
|  |  | 4.5 V |  | 0.4 | 0.1 | V | Low Noise @ $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |
|  |  | 5.5 V |  | 0.4 | 0.1 | V | Low Noise @ $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |
| $\overline{V_{\text {OL2 }}}$ | Output Low Voitage | 4.5 V |  | 1.0 | 0.3 | V | $\mathrm{l}_{\mathrm{OL}}=+12 \mathrm{~mA}$, | 5 |
|  |  | 5.5 V |  | 1.0 | 0.3 | V | $\mathrm{l}_{\mathrm{OL}}=+12 \mathrm{~mA}$, | 5 |
| $\overline{V_{\text {OFFSET }}}$ | Comparator Input | 4.5 V |  | 25.0 | 10.0 | mV |  |  |
|  | Offset Voltage | 5.5 V |  | 25.0 | 10.0 | mV |  |  |
| $\mathrm{V}_{\text {LV }}$ | $\mathrm{V}_{\mathrm{CC}}$ Low Voltage Auto Reset |  | 1.8 | 3.8 | 2.8 | V | @ 6 MHz Max. Int. CLK Freq. | 3 |
| $\overline{1 / L}$ |  | 4.5 V |  | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ |  |
|  | (Input Bias Current <br> of Comparator) | 5.5 V |  | -1.0 | 1.0 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0 V, V_{C C}$ |  |
| $\overline{\mathrm{OL}}$ | Output Leakage | 4.5 V |  | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 V_{V} \mathrm{~V}_{\mathrm{CC}}$ |  |
|  |  | 5.5 V |  | -1.0 | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ |  |
| $\overline{V_{\text {ICR }}}$ | Comparator Input Common Mode Voltage Range |  | 0 | $\mathrm{V}_{\text {c }}{ }^{-1.5}$ |  | V |  |  |

DC ELECTRICAL CHARACTERISTICS (Continued)

| Sym | Parameter | $\mathrm{V}_{\mathrm{cc}}$ [4] | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =-40^{\circ} \mathrm{C} \text { to } \\ & +105^{\circ} \mathrm{C} \end{aligned}$ |  | Typical <br> @ $\mathbf{2 5}^{\circ} \mathrm{C}$ | Units | Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| $\overline{c c}$ | Supply Current | 4.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
|  |  | 5.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 2 MHz | 5,7 |
|  |  | 4.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
|  |  | 5.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 8 MHz | 5,7 |
|  |  | 4.5 V |  | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
|  |  | 5.5 V |  | 20.0 | 12.0 | mA | All Output and I/O Pins Floating @ 12 MHz | 5,7 |
| $\overline{\mathrm{CCO}}$ | Standby Current | 4.5 V |  | 5.0 | 2.5 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $V_{\mathrm{CC}} @ 2 \mathrm{MHz}$ | 5,7 |
|  |  | 5.5 V |  | 5.0 | 2.5 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}} @ 2 \mathrm{MHz}$ | 5,7 |
|  |  | 4.5 V |  | 5.0 | 3.0 | mA | $\begin{aligned} & \text { HALT Mode } \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{Cc}} @ 8 \mathrm{MHz} \end{aligned}$ | 5,7 |
|  |  | 5.5 V |  | 5.0 | 3.0 | mA | HALT Mode $\mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{Cc}} @ 8 \mathrm{MHz}$ | 5,7 |
|  |  | 4.5 V |  | 7.0 | 4.0 | mA | $\begin{aligned} & \text { HALT Mode } \mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}} @ 12 \mathrm{MHz} \end{aligned}$ | 5,7 |
|  |  | 5.5 V |  | 7.0 | 4.0 | mA | HALT Mode $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}} @ 12 \mathrm{MHz}$ | 5,7 |
| $\overline{I_{C C}}$ | Supply Current (Low Noise Mode) | 4.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
|  |  | 5.5 V |  | 11.0 | 6.8 | mA | All Output and I/O Pins Floating @ 1 MHz | 7 |
|  |  | 4.5 V |  | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
|  |  | 5.5 V |  | 13.0 | 7.5 | mA | All Output and I/O Pins Floating @ 2 MHz | 7 |
|  |  | 4.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |
|  |  | 5.5 V |  | 15.0 | 8.2 | mA | All Output and I/O Pins Floating @ 4 MHz | 7 |



## Notes:

1. Port 2 and Port 0 only
2. $\mathrm{V}_{\mathrm{SS}}=\mathrm{OV}=\mathrm{GND}$
3. The device operates down to $\mathrm{V}_{\mathrm{LV}}$ of the specified frequency for $\mathrm{V}_{\mathrm{LV}}$. The minimum operational $\mathrm{V}_{\mathrm{CC}}$ is determined on the value of the voltage $\mathrm{V}_{\mathrm{LV}}$ at the ambient temperature. The $\mathrm{V}_{\mathrm{Lv}}$ increases as the temperature decreases.
4. $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , typical values measured at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
5. Standard Mode (not Low EMI Mode)
6. Z86E08 only
7. All outputs unloaded and all inputs are at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$ level.
8. If analog comparator is selected, then the comparator inputs must be at $\mathrm{V}_{\mathrm{cc}}$ level.

## AC ELECTRICAL CHARACTERISTICS



Figure 6. AC Electrical Timing Dlagram

## AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)
Standard Temperature

| 15 | Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 8 MHz |  |  | 12 MHz |  | Units | Notes |
| No |  |  | $\mathrm{V}_{\mathrm{cc}}$ | Min | Max | Min | Max |  |  |
| 1 | TpC | Input Clock Period | 4.5 V | 125 | DC | 83 | DC | ns | 1 |
|  |  |  | 5.5 V | 125 | DC | 83 | DC | ns | 1 |
| 2 | TrC,TfC | Clock Input Rise | 4.5 V |  | 25 |  | 15 | ns | 1 |
|  |  |  | 5.5 V |  | 25 |  | 15 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5 V | 62 |  | 41 |  | ns | 1 |
|  |  |  | 5.5 V | 62 |  | 41 |  | ns | 1 |
| 4 | TwTinL | Timer Input Low Width | 4.5 V | 100 |  | 100 |  | ns | 1 |
|  |  |  | 5.5 V | 70 |  | 70 |  | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5 V | 5 TpC |  | 5 TpC |  |  | 1 |
|  |  |  | 5.5 V | 5 TpC |  | 5TpC |  |  | 1 |
| 6 | TpTin | Timer Input Period | 4.5 V |  | 8TpC | 8TpC |  |  | 1 |
|  |  |  | 5.5 V |  | 8TpC | 8TpC |  |  | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5 V |  | 100 |  | 100 | ns | 1 |
|  | TtTin | and Fall Time | 5.5 V |  | 100 |  | 100 | ns | 1 |
| 8 | TwIL | Int. Request Input | 4.5 V | 70 |  | 70 |  | ns | 1,2 |
|  |  | Low Time | 5.5 V | 70 |  | 70 |  | ns | 1,2 |
| 9 | TwlH | Int. Request Input | 4.5 V |  | 5TpC | 5TpC |  |  | 1,2 |
|  |  | High Time | 5.5 V |  | 5TpC | 5TpC |  |  | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5 V | 12 |  | 12 |  | ms | 1 |
|  |  | Delay Time for Timeout | 5.5 V | 12 |  | 12 |  | ms | 1 |
| 11 | Tpor | Power-On Reset Time | 4.5 V | 20 | 80 | 20 | 80 | ms | 1 |
|  |  |  | 5.5 V | 20 | 80 | 20 | 80 | ms | 1 |

## Notes:

1. Timing Reference uses $0.7 \mathrm{~V}_{\mathrm{CC}}$ for a logic 1 and $0.2 \mathrm{~V}_{\mathrm{CC}}$ for a logic 0 .
2. Interrupt request through Port 3 (P33-P31).

## AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode for SCLK/TCLK = XTAL/2)
Extended Temperature

| No | Symbol | Parameter | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & 8 \mathrm{MHz} \quad 12 \mathrm{MHz} \end{aligned}$ |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |  |
| 1 | TpC | Input Clock Period | 4.5 V | 125 | DC | 83 | DC | ns | 1 |
|  |  |  | 5.5 V | 125 | DC | 83 | DC | ns | 1 |
| 2 | TrC,TfC | Clock Input Rise | 4.5 V |  | 25 |  | 15 | ns | 1 |
|  |  | and Fall Times | 5.5 V |  | 25 |  | 15 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5 V |  | 62 |  | 41 | ns | 1 |
|  |  |  | 5.5 V |  | 62 |  | 41 | ns |  |
| 4 | TwTinL | Timer Input Low Width | 4.5 V | 70 |  | 70 |  | ns | 1 |
|  |  |  | 5.5 V | 70 |  | 70 |  | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5 V | 5 TpC |  | 5TpC |  |  | 1 |
|  |  |  | 5.5 V | 5 TpC |  | 5TpC |  |  | 1 |
| 6 | TpTin | Timer Input Period | 4.5 V | 8 TpC |  | 8TpC |  |  | 1 |
|  |  |  | 5.5 V | 8TpC |  | 8TpC |  |  | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5 V |  | 100 |  | 100 | ns | 1 |
|  | TtTin | and Fall Time | 5.5 V |  | 100 |  | 100 | ns | 1 |
| 8 | TwIL | Int. Request Input | 4.5 V | 70 |  | 70 |  | ns | 1,2 |
|  |  | Low Time | 5.5 V | 70 |  | 70 |  | ns | 1,2 |
| 9 | TwiH | Int. Request Input | 4.5 V | 5 TpC |  | 5TpC |  |  | 1,2 |
|  |  | High Time | 5.5 V | 5 TpC |  | 5TpC |  |  | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5 V | 10 |  | 10 |  | ms | 1 |
|  |  | Delay Time for Timeout | 5.5 V | 10 |  | 10 |  | ms | 1 |
| 11 | Tpor | Power-On Reset Time | 4.5 V | 12 | 100 | 12 | 100 | ms | 1 |
|  |  |  | 5.5 V | 12 | 100 | 12 | 100 | ms | 1 |

## Notes:

1. Timing Reference uses $0.7 \mathrm{~V}_{\mathrm{CC}}$ for a logic 1 and $0.2 \mathrm{~V}_{\mathrm{CC}}$ for a logic 0 .
2. Interrupt request made through Port 3 (P33-P31).

AC ELECTRICAL CHARACTERISTICS
Low Noise Mode, Standard Temperature

| No | Symbol | Parameter | $\mathrm{V}_{\text {cc }}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 1 \mathrm{MHz} \quad 4 \mathrm{MHz} \end{gathered}$ |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |  |
| 1 | TPC | Input Clock Period | 4.5 V | 1000 | DC | 250 | DC | ns | 1 |
|  |  |  | 5.5 V | 1000 | DC | 250 | DC | ns | 1 |
| 2 | $\begin{aligned} & \hline \text { TrC } \\ & \mathrm{TfC} \end{aligned}$ | Clock Input Rise and Fall Times | 4.5 V |  | 25 |  | 25 | ns | 1 |
|  |  |  | 5.5 V |  | 25 |  | 25 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5 V | 500 |  | 125 |  | ns | 1 |
|  |  |  | 5.5 V | 500 |  | 125 |  | ns | 1 |
| 4. | TwTinL. | Timer Input Low Width | 4.5 V | 70 |  | 70 |  | ns | 1 |
|  |  |  | 5.5 V | 70 |  | 70 |  | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5 V | 2.5 TpC |  | 2.5TpC |  |  | 1 |
|  |  |  | 5.5 V | 2.5 TpC |  | 2.5TpC |  |  | 1 |
| 6 | TpTin | Timer Input Period | 4.5 V | 4TpC |  | 4 TpC |  |  | 1 |
|  |  |  | 5.5 V | 4TpC |  | 4TpC |  |  | 1 |
| 7 | TrTin, TtTin | Timer Input Rise and Fall Time | 4.5 V |  | 100 |  | 100 | ns | 1 |
|  |  |  | 5.5 V |  | 100 |  | 100 | ns | 1 |
| 8 | TwIL Low Time | Int. Request Input | 4.5 V | 70 |  | 70 |  | ns | 1,2 |
|  |  |  | 5.5 V | 70 |  | 70 |  | ns | 1,2 |
| 9 | TwIH High Time | Int. Request Input | 4.5 V | 2.5 TpC |  | 2.5 TpC |  |  | 1,2 |
|  |  |  | 5.5 V | 2.5 TpC |  | 2.5TpC |  |  | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5 V | 12 |  | 12 |  | ms | 1 |
|  |  | Delay Time for Timeout | 5.5 V | 12 |  | 12 |  | ms | 1 |

## Notes:

1. Timing Reference uses $0.7 \mathrm{~V}_{C C}$ for a logic 1 and $0.2 \mathrm{~V}_{\mathrm{CC}}$ for a logic 0.
2. Interrupt request through Port 3 (P33-P31).

## AC ELECTRICAL CHARACTERISTICS (Continued)

Low Noise Mode, Extended Temperature

| No | Symbol | Parameter | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & 1 \mathrm{MHz} \quad 4 \mathrm{MHz} \end{aligned}$ |  |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |  |
| 1 | TPC | Input Clock Period | 4.5 V | 1000 | DC | 250 | DC | ns | 1 |
|  |  |  | 5.5 V | 1000 | DC | 250 | DC | ns | 1 |
| 2 | TrC | Clock Input Rise | 4.5 V |  | 25 |  | 25 | ns | 1 |
|  | TfC | and Fall Times | 5.5 V |  | 25 |  | 25 | ns | 1 |
| 3 | TwC | Input Clock Width | 4.5 V | 500 |  | 125 |  | ns | 1 |
|  |  |  | 5.5 V | 500 |  | 125 |  | ns | 1 |
| 4. | TwTinL | Timer Input Low Width | 4.5 V | 70 |  | 70 |  | ns | 1 |
|  |  |  | 5.5 V | 70 |  | 70 |  | ns | 1 |
| 5 | TwTinH | Timer Input High Width | 4.5 V | 2.5TpC |  | 2.5 TpC |  |  | 1 |
|  |  |  | 5.5 V | 2.5 TpC |  | 2.5TpC |  |  | 1 |
| 6 | TpTin | Timer Input Period | 4.5 V |  | 4TpC | 4TpC |  |  | 1 |
|  |  |  | 5.5 V |  | 4TpC | 4TpC |  |  | 1 |
| 7 | TrTin, | Timer Input Rise | 4.5 V |  | 100 |  | 100 | ns | 1 |
|  | TtTin | and Fall Time | 5.5 V |  | 100 |  | 100 | ns | 1 |
| 8 | TwIL | Int. Request Input | 4.5 V | 70 |  | 70 |  | ns | 1,2 |
|  |  | Low Time | 5.5 V | 70 |  | 70 |  | ns | 1,2 |
| 9 | TwIH | Int. Request Input | 4.5 V | 2.5 TpC |  | 2.5TpC |  |  | 1,2 |
|  |  | High Time | 5.5 V | 2.5 TpC |  | 2.5 TpC |  |  | 1,2 |
| 10 | Twdt | Watch-Dog Timer | 4.5 V | 10 |  | 10 |  | ms | 1 |
|  |  | Delay Time for Timeout | 5.5 V | 10 |  | 10 |  | ms | 1 |

## Notes:

1. Timing Reference uses $0.7 \mathrm{~V}_{C C}$ for a logic 1 and $0.2 \mathrm{~V}_{C C}$ for a logic 0.
2. Interrupt request through Port 3 (P33-P31).

## LOW NOISE VERSION

## Low EMI Emission

The Z86E04/E08 can be programmed to operate in a Low EMI Emission Mode by means of a mask ROM bit option. Use of this feature results in:

■ All pre-driver slew rates reduced to 10 ns typical.

- Internal SCLKTTCLK operation limited to a maximum of $4 \mathrm{MHz}-250 \mathrm{~ns}$ cycle time.

■ Output drivers have resistances of 500 Ohms (typical).

- Oscillator divide-by-two circuitry eliminated.

The Low EMI Mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

## PIN FUNCTIONS

## OTP Programming Mode

D7-D0 Data Bus. Data can be read from, or written to, the EPROM through this data bus.
$\mathbf{V}_{\mathrm{cc}}$ Power Supply. It is typically 5 V during EPROM Read Mode and 6.4 V during the other modes (Program, Program Verify, and so on).

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.
$\overline{\mathrm{OE}}$ Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Modes by applying different voltages.
$\mathbf{V}_{\mathrm{PP}}$ Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

Clock Address Clock. This pin is a clock input. The internal address counter increases by one with one clock cycle.

PGM Program Mode (active Low). A Low level at this pin programs the data to the EPROM through the Data Bus.

## Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above $\mathrm{V}_{\mathrm{CC}}$ occur on the XTAL1 pin.

In addition, processor operation of Z8 OTP devices may be affected by excessive nolse surges on the $\mathrm{V}_{\mathrm{PP}}, \overline{\mathrm{CE}}, \mathrm{EPM}$, OE pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP Mode include the following:

- Using a clamping diode to $\mathrm{V}_{\mathrm{CC}}$.
- Adding a capacitor to the affected pin.

Note: Programming the EPROM/Test Mode Disable option will prevent accidental entry into EPROM Mode or Test Mode.

## PIN FUNCTIONS (Continued)

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallelresonant crystal, LC, or an external single-phase clock ( 8 MHz or 12 MHz max) to the on-chip clock oscillator and buffer.

Port 0, P02-P00. Port 0 is a 3 -bit bidirectional, Schmitttriggered CMOS-compatible I/O port. These three I/O lines can be globally configured under software control to be inputs or outputs (Figure 7).

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. On Power-up and Reset, the Auto Latch will set the ports to an undetermined state of 0 or 1 . Default condition is Auto Latches enabled.


Figure 7. Port 0 Configuration

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bidirectional, Schmitt-triggered CMOS-compatible I/O port. These eight I/O lines can be configured under software
control to be inputs or outputs, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 8).


Figure 8. Port 2 Configuration

## PIN FUNCTIONS (Continued)

Port 3, P33-P31. Port 3 is a 3-bit, CMOS-compatible port with three fixed input (P33-P31) lines. These three input lines can be configured under software control as digital Schmitt-trigger inputs or analog inputs.

These three input lines are also used as the interrupt sources IRQ0-IRQ3, and as the timer input signal $\mathrm{T}_{\text {IN }}$ (Figure 9 ).


IRQ 0,1,2 = Falling Edge Detection
IRQ3 = Rising Edge Detection

Figure 9. Port 3 Configuration

Comparator Inputs. Two analog comparators are added to input of Port 3, P31, and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In Analog Mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is $0-4 \mathrm{~V}$ when the $\mathrm{V}_{C C}$ is 5.0 V ; the power supply and common mode rejection ratios are 90 dB and 60 dB , respectively.

Interrupts are generated on either edge of Comparator 2's output, or on the falling edge of Comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or $\mathrm{T}_{\text {IN }}$ through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

## FUNCTIONAL DESCRIPTION

The following special functions have been incorporated into the $Z 8$ devices to enhance the standard $Z 8$ core architecture to provide the user with increased design flexibility.

RESET. This function is accomplished by means of a Pow-er-On Reset or a Watch-Dog Timer Reset. Upon powerup, the Power-On Reset circuit waits for $\mathrm{T}_{\text {POR }} \mathrm{ms}$, plus 18 clock cycles, then starts program execution at address 000 C (Hex) (Figure 10). The Z8 control registers' reset value is shown in Table 3.


Figure 10. Internal Reset Configuration

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows $V_{C C}$ and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

- Power-bad to power-good status
- Stop-Mode Recovery
- WDT time-out
- WDH time-out

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an onboard RC oscillator.

FUNCTIONAL DESCRIPTION (Continued)
Table 3. Control Registers

|  |  | Reset Condition |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Addr. | Reg. | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Comments |
| FF | SPL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| FD | RP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| FC | FLAGS | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |  |
| FB | IMR | 0 | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |  |
| FA | IRQ | $U$ | $U$ | 0 | 0 | 0 | 0 | 0 | 0 | IRQ3 is used for positive edge <br> detection |
| F9 | IPR | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |  |
| F8* | P01M | $U$ | $U$ | $U$ | 0 | $U$ | $U$ | 0 | 1 |  |
| F7* | P3M | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | 0 | 0 |  |
| F6* | P2M | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Inputs after reset |
| F5 | PRE0 | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | 0 |  |
| F4 | T0 | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |  |
| F3 | PRE1 | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | 0 | 0 |  |
| F2 | T1 | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |  |
| F1 | TMR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Note: *Registers are not reset after a STOP-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 4 and the user must avoid bus contention on the port pins or it may affect device reliability.

Program Memory. The Z86E04/E08 addresses up to $1 \mathrm{~K} / 2 \mathrm{~KB}$ of Internal Program Memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0-1024/2048 are on-chip one-time programmable ROM.


Figure 11. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers R0-R3, R4-R127 and R241-R255, respectively (Figure 12). General-purpose registers occupy the 04 H to 7 FH address space. I/O ports are mapped as per the existing CMOS $\mathrm{Z8}$.

| Location |  | Identifiers |
| :---: | :---: | :---: |
| 255 (FFH) | Stack Pointer (Bits 7-0) | SPL |
| 254 (FE) | General-Purpose Register | GPR |
| 253 (FD) | Register Pointer | RP |
| 252 (FC) | Program Control Flags | FLAGS |
| 251 (FB) | Interrupt Mask Register | IMR |
| 250 (FA) | Interrupt Request Register | IRQ |
| 249 (F9) | Interrupt Priority Register | IPR |
| 248 (F8) | Ports 0-1 Mode | P01M |
| 247 (F7) | Port 3 Mode | P3M |
| 246 (F6) | Port 2 Mode | P2M |
| 245 (F5) | T0 Prescaler | PRE0 |
| 244 (F4) | Timer/Counter 0 | T0 |
| 243 (F3) | T1 Prescaler | PRE1 |
| 242 (F2) | Timer/Counter 1 | T1 |
| 241 (F1H) | Timer Mode | TMR |
| 128 | Not Implemented |  |
|  | General-Purpose Registers |  |
| 3 | Port 3 | P3 |
| 2 | Port 2 | P2 |
| 1 | Reserved | P1 |
| 0 (00H) | Port 0 | PO |

Figure 12. Register File

## FUNCTIONAL DESCRIPTION (Continued)

The $\mathrm{Z8}$ instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer.

In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 13) addresses the starting location of the active working-register group.


Figure 13. Register Polnter

Stack Pointer. The Z8 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 gen-eral-purpose registers.

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the $\mathrm{V}_{\mathrm{CC}}$ voltage-specified operating range. Note: Register R254 has been designated as a general-purpose register and is set to 00 Hex after any reset or Stop-Mode Recovery.

Counter/Timer. There are two 8 -bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the TO can be driven by the internal clock source only (Figure 14).

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64 . Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (Single-Pass Mode) or to automatically reload the initial value and continue counting (Modulo-N Continuous Mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or non-retriggerable, or used as a gate input for the internal clock.


* Note: By passed, if Low EMI Mode is selected.

Figure 14. Counter/Timers Block Diagram

## FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The $\mathbf{Z 8}$ has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 15). The sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z8 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an Interrupt Request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Note: User must select any Z86E08 mode in Zilog's C12 ICEBOX ${ }^{\text {mM }}$ emulator. The rising edge interrupt is not supported on the CCP emulator (a hardware/software workaround must be employed).

Table 4. Interrupt Types, Sources, and Vectors

| Name | Source | Vector <br> Location | Comments |
| :--- | :--- | :---: | :--- |
| RQQ0 | AN2(P32) | 0,1 | External (F)Edge |
| IRQ1 | REF(P33) | 2,3 | External (F)Edge |
| IRQ2 | AN1(P31) | 4,5 | External (F)Edge |
| IRQ3 | AN2(P32) | 6,7 | External (R)Edge |
| IRQ4 | T0 | 8,9 | Internal |
| IRQ5 | T1 | 10,11 | Internal |

Notes:
$\mathrm{F}=$ Falling edge triggered
$R=$ Rising edge triggered


Figure 15. Interrupt Block Dlagram

Clock. The Z8 on-chip oscillator has a high-gain, parallelresonant amplifier for connection to a crystal, LC, RC, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, up to 12 MHz max., with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors from each pin directiy to device ground pin 14 (Figure 16). Note that the crystal capacitor loads should be connected to $V_{s s}$, Pin 14 to reduce Ground noise injection.


Ceramic Resonator or
Crystal
$\mathrm{C} 1, \mathrm{C} 2=47 \mathrm{pF}$ TYP *
$\mathrm{F}=8 \mathrm{MHz}$
External Clock
RC
@ 5 V Vcc (TYP)

$$
\begin{aligned}
& C 1=100 \mathrm{pF} \\
& \mathrm{R}=2 \mathrm{~K} \\
& \mathrm{~F}=6 \mathrm{MHz}
\end{aligned}
$$

* Typical value including pin parasitics

Figure 16. Oscillator Configuration

FUNCTIONAL DESCRIPTION (Continued)
Table 5. Typical Frequency vs. RC Values
$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} @ 25^{\circ} \mathrm{C}$

| Load Capacitor |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 33 pFd |  | 56 pFd |  | 100 pFd |  | $0.001 \mu \mathrm{Fd}$ |  |
| Resistor (R) | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ |
| 1.0 M | 33 K | 31 K | 20 K | 20 K | 12 K | 11 K | 1.4 K | 1.4 K |
| 560 K | 56 K | 52 K | 34 K | 32 K | 20 K | 19 K | 2.5 K | 2.4 K |
| 220 K | 144 K | 130 K | 84 K | 78 K | 48 K | 45 K | 6 K | 6 K |
| 100 K | 315 K | 270 K | 182 K | 164 K | 100 K | 95 K | 12 K | 12 K |
| 56 K | 552 K | 480 K | 330 K | 300 K | 185 K | 170 K | 23 K | 22 K |
| 20 K | 1.4 M | 1 M | 884 K | 740 K | 500 K | 450 K | 65 K | 61 K |
| 10 K | 2.6 M | 2 M | 1.6 M | 1.3 M | 980 K | 820 K | 130 K | 123 K |
| 5 K | 4.4 M | 3 M | 2.8 M | 2 M | 1.7 K | 1.3 M | 245 K | 225 K |
| 2 K | 8 M | 5 M | 6 M | 4 M | 3.8 K | 2.7 M | 600 K | 536 K |
| 1 K | 12 M | 7 M | 8.8 M | 6 M | 6.3 K | 4.2 M | 1.0 M | 950 K |

## Notes:

A = STD Mode Frequency.
$B=$ Low EMI Mode Frequency.

Table 6. Typical Frequency vs. RC Values $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} @ 25^{\circ} \mathrm{C}$

|  | Load Capacitor |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor (R) | 33 pFd |  | $\mathbf{5 6 ~ p F d}$ |  | 100 pFd |  | $0.001 \mu \mathrm{Fd}$ |  |
|  | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ | $\mathrm{A}(\mathrm{Hz})$ | $\mathrm{B}(\mathrm{Hz})$ |
| 1.0 M | 18 K | 18 K | 12 K | 12 K | 7.4 K | 7.7 K | 1 K | 1 K |
| 560 K | 30 K | 30 K | 20 K | 20 K | 12 K | 12 K | 1.6 K | 1.6 K |
| 220 K | 70 K | 70 K | 47 K | 47 K | 30 K | 30 K | 4 K | 4 K |
| 100 K | 150 K | 148 K | 97 K | 96 K | 60 K | 60 K | 8 K | 8 K |
| 56 K | 268 K | 250 K | 176 K | 170 K | 100 K | 100 K | 15 K | 15 K |
| 20 K | 690 M | 600 K | 463 K | 416 K | 286 K | 266 K | 40 K | 40 K |
| 10 K | 1.2 M | 1 M | 860 K | 730 K | 540 K | 480 K | 80 K | 76 K |
| 5 K | 2 M | 1.7 M | 1.5 M | 1.2 M | 950 K | 820 K | 151 K | 138 K |
| 2 K | 4.6 M | 3 M | 3.3 M | 2.4 M | 2.2 M | 1.6 M | 360 K | 316 K |
| 1 K | 7 M | 4.6 M | 5 M | 3.6 M | 3.6 K | 2.6 M | 660 K | 565 K |

## Notes:

A = STD Mode Frequency.
$B=$ Low EMI Mode Frequency.

HALT Mode. This instruction turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

Note: On the C12 ICEBOX, the IRQ3 does not wake the device out of HALT Mode.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \mu \mathrm{~A}$. The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP Mode. Program execution begins at location $000 \mathrm{C}(\mathrm{Hex})$. However, when P27 is used to release the STOP Mode, the I/O port Mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

## LD <br> P2M, \#1XXX XXXXB

NOP
STOP
$X=$ Dependent on user's application.
Note: A low level detected on P27 pin will take the device out of STOP Mode even if configured as an output.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, such as:

| FF | NOP | ; clear the pipeline |
| :--- | :--- | :--- |
| 6F | STOP | ; enter STOP Mode |
|  | or |  |
| FF | NOP | ; clear the pipeline |
| 7F | HALT | ; enter HALT Mode |

Watch-Dog Timer (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every 1 Twdt period; otherwise, the controller resets itself, The WDT instruction affects the flags accordingly; $Z=1$, $\mathrm{S}=0, \mathrm{~V}=0$.

$$
\text { WDT }=5 \mathrm{~F}(\mathrm{Hex})
$$

Opcode WDT (5FH). The first time Opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This must be done at least every $\mathrm{T}_{\text {wot }}$; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of $T_{\text {POR }}$, plus 18 XTAL clock cycles. The software enabled WDT does not run in STOP Mode.

Opcode WDH (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT $(5 \mathrm{FH})$ has no effect.

Permanent WDT. Selecting the hardware enabled Permanent WDT option, will automatically enable the WDT upon exiting reset. The permanent WDT will always run in HALT Mode and STOP Mode, and it cannot be disabled.

Auto Reset Voltage ( $\mathrm{V}_{\mathrm{LV}}$ ). The $\mathrm{Z8}$ has an auto-reset builtin. The auto-reset circuit resets the Z 8 when it detects the $\mathrm{V}_{\mathrm{CC}}$ below $\mathrm{V}_{\mathrm{LV}}$.

Figure 17 shows the Auto Reset Voltage versus temperature. If the $\mathrm{V}_{\mathrm{CC}}$ drops below the VCC operating voltage range, the Z 8 will function down to the $\mathrm{V}_{\mathrm{LV}}$ unless the internal clock frequency is higher than the specified maximum $\mathrm{V}_{\mathrm{LV}}$ frequency.

FUNCTIONAL DESCRIPTION (Continued)


Figure 17. Typical Auto Reset Voltage
$\left(V_{\text {LV }}\right)$ vs. Temperature

## Low EMI Emission

The Z8 can be programmed to operate in a low EMI Emission (Low Noise) Mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT Mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SCLKTCLK $=$ XTAL operation limited to a maximum of $4 \mathrm{MHz}-250 \mathrm{~ns}$ cycle time.
- Output drivers have resistances of 500 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

In addition to $\mathrm{V}_{D D}$ and GND $\left(\mathrm{V}_{S S}\right)$, the $\mathrm{Z8}$ changes all its pin functions in the EPROM Mode. XTAL2 has no function, XTAL1 functions as $\overline{\mathrm{CE}}, \mathrm{P} 31$ functions as $\overline{\mathrm{OE}}, \mathrm{P} 32$ functions as EPM, P33 functions as $\mathrm{V}_{\mathrm{PP}}$, and P02 functions as PGM.

ROM Protect. ROM Protect fully protects the Z8 ROM code from being read externally. When ROM Protect is selected, the instructions LDC and LDCI are supported (Z86E04/E08 and Z86C04/C08 do not support the instructions of LDE and LDEI). When the device is programmed for ROM Protect, the Low Noise feature will not automatically be enabled.

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and CE pins be clamped to $V_{C C}$ through a diode to $V_{C C}$ to prevent accidentally entering the OTP Mode. The $\mathrm{V}_{\mathrm{PP}}$ requires both a diode and a 100 pF capacitor.

Auto Latch Disable. Auto Latch Disable option bit when programmed will globally disable all Auto Latches.

WDT Enable. The WDT Enable option bit, when programmed, will have the hardware enabled Permanent WDT enabled after exiting reset and can not be stopped in Halt or Stop Mode.

EPROM/Test Mode Dlsable. The EPROM/Test Mode Disable option bit, when programmed, will disable the EPROM Mode and the Factory Test Mode. Reading, verifying, and programming the Z8 will be disabled. To fully verify that this mode is disabled, the device must be power cycled.

User Modes. Table 7 shows the programming voltage of each mode.

Table 7. OTP Programming Table

| Programming Modes | $\mathrm{V}_{\mathrm{Pp}}$ | EPM | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\text { PGM }}$ | ADDR | DATA | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| EPROM READ | NU | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | ADDR | Out | 5.0 V |
| PROGRAM | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | ADDR | In | 6.4 V |
| PROGRAM VERIFY | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | ADDR | Out | 6.4 V |
| EPROM PROTECT | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | NU | NU | 6.4 V |
| LOW NOISE SELECT | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | NU | NU | 6.4 V |
| AUTO LATCH DISABLE | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | NU | NU | 6.4 V |
| WDT ENABLE | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | NU | NU | 6.4 V |
| EPROM/TEST MODE | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | NU | NU | 6.4 V |

## Notes:

1. $\mathrm{V}_{\mathrm{H}}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$.
2. $\mathrm{V}_{\mathrm{H}}=$ As per specific $\mathrm{Z8} \mathrm{DC}$ specification.
3. $\mathrm{V}_{\mathrm{LL}}=$ As per specific $\mathrm{Z8} \mathrm{DC}$ specification.
4. $\mathrm{X}=$ Not used, but must be set to $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{H}}$ level.
5. $N U=$ Not used, but must be set to either $\mathrm{V}_{\mathrm{HH}}$ or $\mathrm{V}_{\mathrm{IL}}$ level.
6. $\mathrm{I}_{\mathrm{Pp}}$ during programming $=40 \mathrm{~mA}$ maximum.
7. $I_{C C}$ during programming, verify, or read $=40 \mathrm{~mA}$ maximum.
8. ${ }^{*} V_{C C}$ has a tolerance of $\pm 0.25 \mathrm{~V}$.

## FUNCTIONAL DESCRIPTION (Continued)

Internal Address Counter. The address of $\mathbf{Z 8}$ is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the "high" level of pin POO (Clear) will reset the address to zero. Figure 18 shows the setup time of the serial address input.

Programming Waveform. Figures 19, 20, 21 and 22 show the programming waveforms of each mode. Table 8 shows the timing of programming waveforms.

Programming Algorithm. Figure 23 shows the flow chart of the $\mathbf{Z 8}$ programming algorithm.

Table 8. Timing of Programming Waveforms

| Parameters | Name | Min | Max |
| :---: | :--- | :---: | :---: |
| 1 | Address Setup Time | 2 | Units |
| 2 | Data Setup Time | 2 | $\mu \mathrm{~s}$ |
| 3 | V $_{\text {p }}$ Setup | 2 | $\mu \mathrm{~s}$ |
| 4 | $\mathrm{~V}_{\text {cc }}$ Setup Time | 2 | $\mu \mathrm{~s}$ |
| 5 | Chip Enable Setup Time | 2 | $\mu \mathrm{~s}$ |
| 6 | Program Pulse Width | 0.95 | $\mu \mathrm{~s}$ |
| 7 | Data Hold Time | 2 | ms |
| 8 | $\overline{\text { OE Setup Time }}$ | 2 | $\mu \mathrm{~s}$ |
| 9 | Data Access Time | 188 | $\mu \mathrm{~s}$ |
| 10 | Data Output Float Time | ns |  |
| 11 | Overprogram Pulse Width | 2.85 | ns |
| 12 | EPM Setup Time | 2 | ms |
| 13 | $\overline{\text { PGM Setup Time }}$ | 2 | $\mu \mathrm{~s}$ |
| 14 | Address to $\overline{\text { OE Setup Time }}$ | $\mu \mathrm{s}$ |  |
| 15 | Option Program Pulse Width | 2 | $\mu \mathrm{~s}$ |
| 16 | $\overline{\text { OE Width }}$ | 78 | ms |
| 17 | Address Valid to $\overline{\text { OE Low }}$ | 250 | ns |



| Legend: |  |
| :--- | :--- |
| T1 Reset Clock Width | 30 ns Min |
| T2 Input Clock High | 100 ns Min |
| T3 Input Clock Period | 200 ns Min |
| T4 Input Clock Low | 100 ns Min |
| T5 Clock to Address Counter Out Delay | 15 ns Max |
| T6 Epm/VppSet up Time | $40 \mu \mathrm{~s} \mathrm{Min}$ |

Figure 18. Z86E04/E08 Address Counter Waveform

FUNCTIONAL DESCRIPTION (Continued)


Figure 19. Z86E04/E08 Programming Waveform (EPROM Read)


Figure 20. Z86E04/E08 Programming Waveform (Program and Verify)

FUNCTIONAL DESCRIPTION (Continued)


Figure 21. Z86E04/E08 Programming Options Waveform (EPROM Protect and Low Noise Program)


Flgure 22. Z86E04/E08 Programming Options Waveform (Auto Latch Disable, Permanent WDT Enable and EPROMTest Mode Disable)

FUNCTIONAL DESCRIPTION (Continued)


Figure 23. Z86E04/E08 Programming Algorithm

## Z8 CONTROL REGISTERS



Figure 24. Timer Mode Register ( $\mathbf{F 1}_{H}$ : Read/Write)


Figure 25. Counter Timer 1 Reglster (F2 $\mathbf{H}_{\boldsymbol{H}}$ Read/Write)

R243 PRE1


Figure 26. Prescaler 1 Register ( $\mathrm{F3}_{\mathrm{H}}$ : Write Only)

R244 TO


Figure 27. Counter/Timer 0 Register ( $\mathrm{F4}_{\mathrm{H}}$ : Read/Write)


Figure 28. Prescaler 0 Register ( $\mathrm{F5}_{\mathrm{H}}$ : Write Only)


Figure 29. Port 2 Mode Register ( $\mathrm{F6}_{\mathrm{H}}$ : Write Only)


Figure 30. Port 3 Mode Register ( F7 $_{\boldsymbol{H}}$ : Write Only)

## Z8 CONTROL REGISTERS (Continued)

R248 P01M


Figure 31. Port 0 and 1 Mode Register ( $\mathrm{F8} \mathrm{H}_{\mathrm{H}}$ : Write Only)


Figure 32. Interrupt Prlority Register ( F9 $_{\mathrm{H}}$ : Write Only)


Figure 33. Interrupt Request Register ( FA $_{H}$ : Read/Write)


Figure 34. Interrupt Mask Register ( $\mathrm{FB}_{\mathrm{H}}$ : Read/Write)

R252 Flags


Figure 35. Flag Register ( $\mathrm{FC}_{\mathrm{H}}$ : Read/Wrlte)


Figure 36. Register Pointer ( DD $_{H}$ : Read/Write)


Figure 37. Stack Pointer ( FF $_{H}$ : Read/Write)

## PACKAGE INFORMATION



| SYMBLL | MILLIMETER |  | INCH |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| Al | 0.51 | 0.81 | . 020 | . 032 |
| A2 | 3.25 | 3.43 | . 128 | 135 |
| B | 0.38 | 0.53 | . 015 | . 021 |
| B1 | 1.14 | 1.65 | . 045 | . 065 |
| C | 0.23 | 0.38 | . 009 | . 015 |
| D | 22.35 | 23.37 | . 880 | . 920 |
| $E$ | 7.62 | 8.13 | . 300 | . 320 |
| El | 6.22 | 6.48 | . 245 | . 255 |
| 包 | 2.54 TYP |  | .100 TYP |  |
| eA | 7.87 | 8.89 | . 310 | . 350 |
| L | 3.18 | 3.81 | . 125 | . 150 |
| Q1 | 1.52 | 1.65 | . 060 | . 065 |
| S | 0.89 | 1.65 | . 035 | . 065 |

Cantralling dimensidens : inch

## 18-Pin DIP Package Diagram



| SYMBOL | MILLMETER |  | INCH |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.40 | 2.65 | 0.094 | 0.104 |
| A1 | 0.10 | 0.30 | 0.004 | 0.012 |
| A2 | 2.24 | 2.44 | 0.088 | 0.096 |
| B | 0.36 | 0.46 | 0.014 | 0.018 |
| C | 0.23 | 0.30 | 0.009 | 0.012 |
| D | 11.40 | 11.75 | 0.449 | 0.463 |
| E | 7.40 | 7.60 | 0.291 | 0.299 |
| R | 1.27 TYP |  | 0.050 TYP |  |
| H | 10.00 | 10.65 | 0.394 | 0.419 |
| h | 0.30 | 0.50 | 0.012 | 0.020 |
| L | 0.60 | 1.00 | 0.024 | 0.039 |
| Q1 | 0.97 | 1.07 | 0.038 | 0.042 |



18-Pin SOIC Package Dlagram

## ORDERING INFORMATION

Z86E04
Standard Temperature
$\begin{array}{cc}\text { 18-Pin DIP } & \text { 18-Pin SOIC } \\ \text { Z86E0412PSC } & \text { Z86E0412SSC } \\ \text { Z86E0412PEC } & \text { Z86E0412SEC }\end{array}$

Z86E08
Standard Temperature

| 18-Pin DIP | 18-Pin SOIC |
| :---: | :---: |
| Z86E0812PSC | Z86E0812SSC |
| Z86E0812PEC | Z86E0812SEC |

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.
Codes

Preferred Package
P = Plastic DIP
Longer Lead Time
S = SOIC

## Speeds

$12=12 \mathrm{MHz}$
Environmental
$C=$ Plastic Standard

Preferred Temperature
$\mathrm{S}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{E}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$

Example:

| $\mathbf{Z}$ 86E04 |
| :--- |

## Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be
found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

[^0]Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
FAX 408 370-8056
Internet: http://www.zilog.com


[^0]:    © 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

    ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

