

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **AM335x ARM**<sup>ä</sup> **Cortex**å**-A8 Microprocessors (MPUs)**

**Check for Samples: AM3359, AM3358**

# **1 Device Summary**

# **1.1 Features**

- - **Single-Error Detection (parity)** ± **275-MHz, 500-MHz, 600-MHz, or 720-MHz ARM**<sup>ä</sup> **Cortex**å**-A8 32-Bit RISC** ± **32KB of L1 Data Cache with Single Microprocessor Error-Detection (parity)**
		-
		- 32KB/32KB of L1 Instruction/Data Cache<br>with Single-Error Detection (parity)  $-$  176KB of On-Chip Boot ROM **with Single-Error Detection (parity)**
		- á **256KB of L2 Cache with Error Correcting** ± **64KB of Dedicated RAM Code (ECC)** ± **Emulation/Debug**
	- $-$  mDDR(LPDDR)/DDR2/DDR3 Support **and finally finally field** of  $\blacksquare$
	- ± **General-Purpose Memory Support (NAND,** á **Embedded Trace Buffer NOR, SRAM, etc.) Supporting Up to 16-bit** ± **Interrupt Controller (up to 128 interrupt**
	-
	- ± **SGX530 Graphics Engine** á **On-Chip Memory (Shared L3 RAM)**
	- ± **Programmable Real-Time Unit Subsystem** ± **Accessible to all Masters**
	-
	- ± **Up to Two USB 2.0 High-Speed OTG Ports** á **External Memory Interfaces (EMIF)**
	- ± **10/100/1000 Ethernet Switch Supporting Up** á **mDDR: 200-MHz Clock (400-MHz Data to Two Ports Rate)**
	- - á **Two Controller Area Network Ports (CAN) Rate)**
		- á **Six UARTs, Two McASPs, Two McSPI,** á **DDR3: 303-MHz Clock (606-MHz Data and Three I2C Ports Rate)**
	- ± **12-Bit Successive Approximation Register** á **16-Bit Data Bus**
	- ± **Up to Three 32-Bit Enhanced Capture** á **Supports One x16 or Two x8 Memory**
	- $-$  Up to Three Enhanced High-Resolution PWM **•** Supports Retention for Fast Wake-Up **Modules (eHRPWM)**
	- ± **Crypto Hardware Accelerators (AES, SHA,**
- - **ARM**<sup>ä</sup> **Cortex**å**-A8 32-Bit RISC 16-Bit ECC Microprocessor**
	- ± **NEON**å **SIMD Coprocessor ECC**
- á **Highlights** ± **32KB of L1 Instruction Cache with**
	-
	- á **NEON**å **SIMD Coprocessor** ± **256KB of L2 Cache with Error Correcting**
		-
		-
		- -
			-
		- **ECC requests)**
		-
	- ± **LCD Controller With WXGA Resolution at** ± **64 KB of General-Purpose On-Chip Memory 60-Hz Refresh Rate Controller (OCMC) RAM**
		-
	- ± **Real-Time Clock (RTC)** ± **Supports Retention for Fast Wake-Up**
		-
		- $-$  **mDDR/DDR2/DDR3** Controller:
			- ± **Serial Interfaces Including:** á **DDR2: 266-MHz Clock (532-MHz Data**
			-
			-
			- **(SAR) ADC** á **1 GB of Total Addressable Space**
			- **Device Configurations**
			-
		- ± **General-Purpose Memory Controller (GPMC)**
- <sup>á</sup> **Flexible 8/16-Bit Asynchronous Memory PKA, RNG) Interface with Up to seven Chip Selects** á **MPU Subsystem (NAND, NOR, Muxed-NOR, SRAM, etc.)**
	- ± **275-MHz, 500-MHz, 600-MHz, or 720-MHz** á **Uses BCH Code to Support 4-Bit, 8-Bit, or**
	- á **Uses Hamming Code to Support 1-Bit**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas A Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SmartReflex, DSP/BIOS, XDS are trademarks of Texas Instruments. Cortex, NEON are trademarks of ARM Ltd or its subsidiaries. <sup>4</sup>ARM is a registered trademark of ARM Ltd or its subsidiaries. EtherCAT is a registered trademark of EtherCAT Technology Group.

POWERVR SGX is a trademark of Imagination Technologies Limited. All other trademarks are the property of their respective owners.

PRODUCT PREVIEW information concerns products in the formative or design phase of<br>development. Characteristic data and other specifications are design goals. Texas in the copyright © 2011–2012, Texas Instruments Incorporat

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- - á **Used in Conjunction with the GPMC to (MPU Subsystem, DDR Interface, USB Syndrome Polynomials Generated Using I2C, etc.], L3, L4, Ethernet, GFX [SGX530], a BCH Algorithm LCD Pixel Clock)**
	- Supports 4-Bit, 8-Bit, and 16-Bit per  $\qquad -$  Power<br>512-byte Block Error Location Based on **the State of State 10** v Two Non-Switchable Power Domains **512-byte Block Error Location Based on**
- **[WAKE-UP])** á **Programmable Real-Time Unit Subsystem**
	- ± **Two Programmable Real-Time Units Subsystem [MPU], SGX530 [GFX], (PRUs)**
		-
		- **Core Voltage Scaling Based On Die** á **8 KB Instruction RAM with Single-Error Detection Temperature, Process Variation and (parity)**
		- <sup>á</sup> **<sup>8</sup> KB Data RAM with Single-Error [AVS]) Detection (parity)**
		- <sup>á</sup> **Single-Cycle 32-Bit Multiplier with 64-Bit (DVFS) Accumulator**
		- á **Enhanced GPIO Module Provides** ± **Real-Time Date (Day/Month/Year/Day of Shift-In/Out Support and Parallel Latch on**
	- ± **12 KB of Shared RAM with Single-Error**
	- **4.1- Three 120-byte Register Banks Accessible** ± **Independent Power-on-Reset by Each PRU**
	- ± **Interrupt Controller Module (INTC) for**
	- ± **Local Interconnect Bus for Connecting**
	- <sup>±</sup> **Peripherals Inside the PRUSS Notification)**
		- á **One UART Port with Flow Control Pins,**
		-
		-
		- One MDIO Port<br>One Enhanced Capture (eCAP) Module<br>
		a the finite of the Tag
- á **Power Reset and Clock Management (PRCM) with Integrated PHY**
	- ± **Controls the entry and Exit of Stand-By and (10/100/1000 Mbps) Deep-Sleep Modes**<br>- Responsible for Sleep Sequencing, Power<br>- Fach MAC Supper
	- Responsible for Sieep Sequencing, Power<br>Domain Switch-Off Sequencing, Wake-Up<br>Sequencing and Power Domain Switch-On<br>Sequencing and Power Domain Switch-On
	- ± **Clocks**
		- á **Integrated 15-35 MHz High-Frequency** The Up to Two Controller-Area Network (CAN)<br>Oscillator Used to Generate a Reference<br>Clock for Various System and Peripheral **Clocks** á **Supports CAN Version 2 Parts A and B**
		- **Control for Subsystems and Peripherals**
- ± **Error Locator Module (ELM)** á **Five ADPLLs to Generate System Clocks Locate Addresses of Data Errors and Peripherals [MMC/SD, UART, SPI, from**
	-
	- **BCH Algorithms (Real-Time Clock [RTC], Wake-Up Logic**
- **(PRUSS)** á **Three Switchable Power Domains (MPU Peripherals and Infrastructure [PER])** á **32-Bit Load/Store RISC Processor**
	- Capable of Running at 200 MHz<br> **B** KB Instruction RAM with Single-Frror **and Core Voltage Scaling Based On Die Performance (Adaptive Voltage Scaling**
		- á **Dynamic Voltage Frequency Scaling**
		- á **Real-Time Clock (RTC)**
	- **Week) and Time (Hours/Minutes/Seconds) External Signal Information**
	- **Detection**  $\begin{bmatrix} 1 & 0 & 0 \end{bmatrix}$  **Internal 32.768-kHz** Oscillator, RTC Logic **and 1.1-V** Internal LDO
		- **(RTC\_PWRONRSTn) Input**
	- **Handling System Input Events** (**INTEG) Dedicated Input Pin** (EXT\_WAKEUP) for **External Wake Events**
	- ± **Programmable Alarm Can be Used to Internal and External Masters to the Resources Generate Internal Interrupts to the PRCM (for Inside the PRUSS Wake Up) or Cortex-A8 (for Event**
	- <sup>±</sup> **Programmable alarm Can be Used with Supports Up to <sup>12</sup> Mbps External Output (PMIC\_POWER\_EN) to** • Two MII Ethernet Ports that Support<br>Industrial Ethernet, such as EtherCAT<sup>®</sup><br>Non-BTC Power Domains **Non-RTC Power Domains**
		- - á **One Enhanced Capture (eCAP) Module** ± **Up to Two USB 2.0 High-Speed OTG Ports**
			- $-$  Up to Two Industrial Gigabit Ethernet MACs
				-
				-
	- <sup>á</sup> **Ethernet MACs and Switch Can Operate Sequencing Independent of Other Functions**
		- á **IEEE 1588 Precision Time Protocol (PTP)**
		- -
		- ± **Up to Two Multichannel Audio Serial Ports** á **Supports Individual Clock Enable/Disable**
		- **to Facilitate Reduced Power** á **Transmit/Receive Clocks Up to 50 MHz**
		- **Consumption** á **Up to Four Serial Data Pins per McASP Port with Independent TX/RX Clocks**

2 Device Summary Copyright and Copyright **Copyright © 2011-2012**, Texas Instruments Incorporated

**PRODUCT PREVIEW PRODUCTPREVIEW** 

- á **Supports Time Division Multiplexing Balancing and Power Management (TDM), Inter-IC Sound (I2S), and similar** á **Advanced Geometry DMA Driven**
- á **Supports Digital Audio Interface** á **Programmable High-Quality Image Transmission (SPDIF, IEC60958-1, and Anti-Aliasing**
- á **FIFO Buffers for Transmit and Receive OS Operation in a Unified Memory**
- ± **Up to Six UARTs** ± **LCD Controller**
	- á **All UARTs Support IrDA and CIR Modes** á **Up to 24-Bits Data Output; 8-Bits per**
	- á **All UARTs Support RTS and CTS Flow Pixel (RGB)**
	-
- $-$  Up to Two Master/Slave McSPI Serial Interfaces<br> **1989 1989**
	-
	-
- - **a Firmware Timer** á **1-Bit, 4-Bit and 8-Bit MMC/SD/SDIO Modes** á **512-Word Deep Internal FIFO**
	- **f MMCSD0** has dedicated Power Rail for **the contract of Supported Display Types: 1.8-V or 3.3-V Operation** ± **Character Displays - Uses LCD**
	-
	- Supports Card Detect and Write Protect<br>Controller to Program these Displays<br>And Supports Material and Support of the Passive Matrix LCD Displays Uses
	- ± **Passive Matrix LCD Displays - Uses** á **Complies with MMC4.3 and SD/SDIO 2.0**
	-
	- á **Standard Mode (up to 100 kHz)**
	-
- ± **Up to Four Banks of General-Purpose IO Internal DMA Engine to Drive**
	- á **32 GPIOs per Bank (Multiplexed with Resolution is WXGA (1366x768) at Other Functional Pins) 60-Hz Refresh Rate**
	- **(Up to Two Interrupt Inputs per Bank) (SAR) ADC**
- ± **Up to Three External DMA Event Inputs That** á **100K Samples per Second Can Also be Used as Interrupt Inputs** á **Input Can be Selected from any of the**
- - **DMTIMER1** is a 1-ms Timer Used for
	- **COMTIMER4 DMTIMER7** are Pinned Out<br> **A** B B Controller (TSC) Interface<br> **Controller (TSC)** Interface
- $-$  One Watchdog Timer
- - á **Tile-Based Architecture Delivering Up to**
	- á **Universal Scalable Shader Engine is a Pixel and Vertex Shader Functionality**
	- **Time and Frequency Controls of Microsoft VS3.0, PS3.0 and OGL2.0**
	- **Direct3D Mobile, OGL-ES 1.1 and 2.0, OpenVG Dual-Edge Asymmetric Outputs 1.0, and OpenMax**
	-

- 
- **Conductation for Minimum CPU Interaction**
- 
- **AES-3 Formats)** á **Fully Virtualized Memory Addressing for (256 bytes) Architecture**
	- -
- **Control** á **Up to WXGA (1366x768) Resolution**
- UART1 Supports Full Modem control **and the set of the set of the fact of the fact of the function of the function of the function of the Two Master/Slave McSPI Serial <b>(LIDD)** Controller
	-
- **Integrated DMA Engine to Pull Data from** á **Up to 48 MHz the External Frame Buffer without** ± **Up to Three MMC/SD/SDIO Ports Burdening the Processor via Interrupts or**
	-
	-
	- **Interface Display Driver (LIDD)** á **Up to 48-MHz Data Transfer Rate**
- **LCD** Raster Display Controller to **Provide Timing and Data for Constant** <sup>±</sup> **Up to Three I2C Master/Slave Interfaces Graphics Refresh to <sup>a</sup> Passive Display**
	- ± **Active Matrix LCD Displays - Uses** á **Fast Mode (up to 400 kHz) External Frame Buffer Space and the (GPIO) Streaming Data to the Panel. Maximum**
		- á **GPIOs Can be Used as Interrupt Inputs** ± **12-Bit Successive Approximation Register**
			-
- ± **Eight 32-Bit General-Purpose Timers Eight Analog Inputs Multiplexed Through**
	- **Operating System (OS) Ticks** á **Can be Configured to Operate as a 4-wire,**
- $-$  **SGX530** 3D Graphics Engine  $-$  **We say that Enginee**  $-$  **Up** to Three 32-Bit Enhanced Capture **Modules (eCAP)**
	- **Configurable as Three Capture Inputs or Three Auxiliary PWM Outputs**
	- **Multi-Threaded Engine Incorporating** ± **Up to Three Enhanced High-Resolution PWM**
	- á **Dedicated 16-Bit Time-Base Counter with** á **Advanced Shader Feature Set in Excess**
	- Industry Standard API Support of **and in the Configurable** as Six Single-Ended, Six<br>Direct3D Mobile OGI -FS 1 1 and 2 0<br>**Dual-Edge Symmetric, or Three**
	- ± **Up to Three 32-Bit Enhanced Quadrature** á **Fine-Grained Task Switching, Load Pulse Encoder (eQPE) Modules**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- - -
		-
		- **Device Revision (readable by Host ARM)**
- á **Debug Interface Support**
	- <sup>±</sup> **JTAG/cJTAG for ARM (Cortex-A8 and PRU0, PRU1) PRCM), PRU Debug**
	- $-$  **Embedded Trace Buffer (ETB)**
	- ± **Supports Device Boundary Scan**
	- ± **Supports IEEE1500**
- - ± **On-Chip Enhanced DMA Controller (EDMA)** á **Boot Modes has Three Third-Party Transfer Controllers** The Controller Controllers<br>
	TPTC) and One Third-Party Channel<br>
	Controller (TPCC), Which Supports Up to 64<br>
	Programmable Logical Channels and Eight<br>
	CODMA Channels EDMA is Used for:<br>
	CODMA Channels EDMA is Used for:<br>
	CODMA **a Channels. EDMA** is Used for:<br>**EXECUTE:** Transfers to *Krom On-Chin Memories*<br> **EXECUTE:** 298-Pin S-PBGA-N298 package
		- **125-Binds Transfers to/from On-Chip Memories**
		- á **Transfers to/from External Storage (EMIF, General-Purpose Memory Controller,** ± **324-Pin S-PBGA-N324 package (ZCZ Suffix), 0.80-mm Ball Pitch Slave Peripherals)**
- **1.2 Applications**
- 
- **home and Industrial Automation and industrial Automation for a** *v* **Weighing Scales**
- á **Consumer Medical Appliances** á **Educational Consoles**
- 

**PRODUCT PREVIEW**

**PRODOCLARENTS** 

**Smart Toll Systems** 

- á **Device Identification** á **Inter-Processor Communication (IPC)**
	- ± **Contains Electrical fuse Farm (FuseFarm) of** ± **Integrates Hardware-Based Mailbox for IPC Which Some Bits are Factory Programmable and Spinlock for Process Synchronization** á **Production ID Between the Cortex-A8, PRCM, and Each**
		- á **Device Part Number (Unique JTAG ID) PRU Interrupts**
			- ± **Four Initiators (Cortex-A8, PRCM,**
			- á **Spinlock has 128 Software-Assigned**
			- **Security**
- ± **Crypto Hardware accelerators (AES, SHA,** á **DMA PKA, RNG)**
	- -
	- - **(ZCE Suffix), 0.65-mm Ball Pitch**
		-
	- á **Gaming Peripherals** á **Connected Vending Machines**
		-
		-
	- **Printers •** Advanced Toys
- **1.3 Description**

The AM335x microprocessors, based on the ARM Cortex-A8, are enhanced with image, graphics processing, peripherals and industrial interface options such as EtherCAT and PROFIBUS. The device supports the following high-level operating systems (HLOSs) that are available free of charge from TI:

- Linux $^{\circledR}$
- Windows<sup>®</sup> CE
- Android™

The AM335x microrocessor contains these subsystems:

- Microprocessor unit (MPU) subsystem based on the ARM Cortex-A8 microprocessor.
- POWERVR SGX<sup>™</sup> Graphics Accelerator subsystem for 3D graphics acceleration to support display and gaming effects.
- Programmable Real-Time Unit Subsystem (PRUSS) enables the user to create a variety of digital resources beyond native peripherals of the device. In addition, the PRUSS is separate from the ARM core. This allows independent operation and clocking to give the device greater flexibility in complex system solutions.

**Note:** The subsystem available on this device is the next-generation PRUSS (PRUSSv2).



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **1.4 Functional Block Diagram**

The AM335x microrocessor functional block diagram is shown in Figure 1-1.



**Figure 1-1. AM335x Functional Block Diagram**

## SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# Texas<br>Instruments



Page

Page

SPRS717B-OCTOBER 2011-REVISED JANUARY 2012

www.ti.com

**EXAS** 

**NSTRUMENTS** 

# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (January 2012) to Revision B

 $\bullet$ . . . . . . . 1

#### Changes from Original (October 2011) to Revision A



**PRODUCTPREVIEW** 

Copyright © 2011-2012, Texas Instruments Incorporated

**Submit Documentation Feedback** Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  $\overline{7}$ 

Contents

SPRS717B-OCTOBER 2011-REVISED JANUARY 2012



www.ti.com



 $\overline{8}$ 



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **2 Terminal Description**

## **2.1 Pin Assignments**

## **NOTE**

The terms "ball", "pin", and "terminal" are used interchangeably throughout the document. An attempt is made to use "ball" only when referring to the physical package.

# **2.1.1 ZCE Package Pin Maps (Top View)**

The pin maps below show the pin assignments on the ZCE package in three sections (left, middle, and right).

Copyright © 2011–2012, Texas Instruments Incorporated Terminal Description and Terminal Description 9



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# **Table 2-1. ZCE Pin Map [Section Left - Top View]**

Pin map section location



10 Terminal Description Copyright **Copyright C**opyright  $\odot$  2011-2012, Texas Instruments Incorporated

Texas **NSTRUMENTS** 

SPRS717B-OCTOBER 2011-REVISED JANUARY 2012





# **Table 2-2. ZCE Pin Map [Section Middle - Top View]**

Pin map section location



Texas<br>Instruments

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# **Table 2-3. ZCE Pin Map [Section Right - Top View]**

Pin map section location



12 Terminal Description Copyright **Copyright C**opyright <sup>C</sup> 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B +OCTOBER 2011 +REVISED JANUARY 2012

# **2.1.2 ZCZ Package Pin Maps (Top View)**

The pin maps below show the pin assignments on the ZCZ package in three sections (left, middle, and right).

Copyright © 2011–2012, Texas Instruments Incorporated **Terminal Description** 13



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# **Table 2-4. ZCZ Pin Map [Section Left - Top View]**

Pin map section location



**EXAS NSTRUMENTS** 

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



# **Table 2-5. ZCZ Pin Map [Section Middle - Top View]**

Pin map section location



PRODUCTPREVIEW **PRODUCT PREVIEW**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 15





SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# **Table 2-6. ZCZ Pin Map [Section Right - Top View]**

Pin map section location





**www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

# **2.2 Ball Characteristics**

The AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73) and this document may reference internal signal names when discussing peripheral input and output signals since many of the AM335x package terminals can be multiplexed to one of several peripheral signals. The following table has a Pin Name column that lists all device terminal names and a Signal Name column that lists all internal signal names multiplexed to each terminal which provides a cross reference of internal signal names to terminal names. This table also identifies other important terminal characteristics.

- 1. **BALL NUMBER:** Package ball number(s) associated with each signal(s).
- 2. **PIN NAME:** The name of the package pin or terminal. **Note**: The table does not take into account subsystem terminal multiplexing options.
- 3. **SIGNAL NAME**: The signal name for that pin in the mode being used.
- 4. **MODE:** Multiplexing mode number.
	- (a) Mode 0 is the primary mode; this means that when mode 0 is set, the function mapped on the terminal corresponds to the name of the terminal. There is always a function mapped on the primary mode. Notice that primary mode is not necessarily the default mode.

**Note:** The default mode is the mode at the release of the reset; also see the RESET REL. MODE column.

- (b) Modes 1 to 7 are possible modes for alternate functions. On each terminal, some modes are effectively used for alternate functions, while some modes are not used and do not correspond to a functional configuration.
- 5. **TYPE:** Signal direction
	- $1 =$  Input
	- $-$  O = Output
	- $-I/O = Input/Output$
	- $-D =$  Open drain
	- $-$  DS = Differential
	- $A$  = Analog
	- $-$  PWR = Power
	- $-$  GND = Ground

**Note:** In the safe mode, the buffer is configured in high-impedance.

- 6. **BALL RESET STATE:** The state of the terminal at the power-on reset.
	- 0: The buffer drives  $V_{OL}$  (pulldown/pullup resistor not activated) 0(PD): The buffer drives  $V_{OL}$  with an active pulldown resistor
	- $-$  1: The buffer drives  $V_{OH}$  (pulldown/pullup resistor not activated) 1(PU): The buffer drives  $V_{OH}$  with an active pullup resistor
	- $-$  Z: High-impedance
	- L: High-impedance with an active pulldown resistor
	- $-$  H : High-impedance with an active pullup resistor
- 7. **BALL RESET REL. STATE:** The state of the terminal at the release of the System Control Module reset (PRCM CORE\_RSTPWRON\_RET reset signal).
	- $-$  0: The buffer drives  $V_{OL}$  (pulldown/pullup resistor not activated) 0(PD): The buffer drives  $V_{OL}$  with an active pulldown resistor
	- 1: The buffer drives  $V_{OH}$  (pulldown/pullup resistor not activated) 1(PU): The buffer drives  $V_{OH}$  with an active pullup resistor
	- $-$  Z: High-impedance.
	- L: High-impedance with an active pulldown resistor
	- $-$  H : High-impedance with an active pullup resistor
- 8. **RESET REL. MODE:** The mode is automatically configured at the release of the System Control Module reset (PRCM CORE\_RSTPWRON\_RET reset signal).

Copyright © 2011–2012, Texas Instruments Incorporated Terminal Description 17

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- 9. **POWER:** The voltage supply that powers the terminal's I/O buffers.
- 10. **HYS:** Indicates if the input buffer is with hysteresis.
- 11. **BUFFER STRENGTH:** Drive strength of the associated output buffer.
- 12. **PULLUP/DOWN TYPE:** Denotes the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
- 13. **I/O CELL:** IO cell information.

**Note**: Configuring two terminals to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration.

# **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages)**



Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 19 Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

**AM3359, AM3358, AM3357 AM3356, AM3354, AM3352**

> **PRODUCTPREVIEW PRODUCT PREVIEW**





SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

20 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Copyright Copyright Copyright Copyright Copyright Copyright Contract Copyright Copyright Copyright Contract Componen** 

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

PRODUCTPREVIEW **PRODUCT PREVIEW**

**www.ti.com** SPRS717B −OCTOBER 2011−REVISED JANUARY 2012



# **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 21

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

rgmii2\_td2 2 O mmc2\_dat2 3 I/O  $g$ pmc\_a19  $\begin{vmatrix} 4 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0$ pr1\_mii1\_txd1 5 O ehrpwm1B 6 O pio1\_19 7 I/O

PRODUCTPREVIEW **PRODUCT PREVIEW**



22 Terminal Description Copyright Capacity Copyright and Description Copyright Capacity Copyright and Description



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 23

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

PRODUCTPREVIEW **PRODUCT PREVIEW**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



24 Terminal Description **Copyright Copyright Canadia** Copyright **Copyright © 2011-2012**, Texas Instruments Incorporated





**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 25

TEXAS<br>INSTRUMENTS

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

26 Terminal Description **Copyright Copyright Canadia** Copyright **Copyright © 2011-2012**, Texas Instruments Incorporated



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 27

**VALITY TEXAS**<br>INSTRUMENTS

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

28 Terminal Description Copyright Copyright Canada Copyright Canada Incorporated Copyright Canada Incorporated

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

PRODUCTPREVIEW **PRODUCT PREVIEW**



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 29

TEXAS<br>INSTRUMENTS

### SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

30 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Copyright Copyright Copyright Copyright Copyright Copyright Contract Copyright Copyright Copyright Copyright Copyrig** 



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 31

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

PRODUCTPREVIEW **PRODUCT PREVIEW**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

32 Terminal Description Copyright Capacity Copyright and Description Copyright Capacity C

TEXAS<br>INSTRUMENTS



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 33

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

34 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Copyright Copyright Copyright Copyright Copyright Copyright Contract Comporated** 





**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 35

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

36 Terminal Description Copyright Copyright Canada Secret Copyright Canada Sec

TEXAS<br>INSTRUMENTS


**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 37

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

38 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Contract Copyright Copyright Contract Copyright Contract Copyright Contract Contract Copyright Contract Contract Con** 

TEXAS<br>INSTRUMENTS



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 39

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

PRODUCTPREVIEW **PRODUCT PREVIEW**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

40 Terminal Description Copyright Capacity Copyright and Terminal Description Copyright and Terminal Description

TEXAS<br>INSTRUMENTS



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



## **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 41

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

42 Terminal Description Copyright **Copyright Contract Copyright Contract 2011-2012**, Texas Instruments Incorporated

TEXAS<br>INSTRUMENTS



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



## **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 43

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

According to the Copyright Copyright Canadian Corpo

TEXAS<br>INSTRUMENTS



**www.ti.com** SPRS717B −OCTOBER 2011 = REVISED JANUARY 2012



## **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 45

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

46 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Contract Copyright Copyright Copyright Contract Copyright Copyright Contract Contract Copyright Contract Contract Co** 

TEXAS<br>INSTRUMENTS

PRODUCTPREVIEW **PRODUCT PREVIEW**



**www.ti.com** SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012



## **Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)**

(1) A internal 15 kohm pull down is turned on when the oscillator is disabled. The oscillator is enabled by default after power is applied.

(2) An external pull-down resistor should be connected to this terminal to minmize leakage current when not using the oscillator.

(3) LCD\_DATA[15:0] terminals are respectively SYSBOOT[15:0] inputs, latched on the rising edge of PWRONRSTn.

(4) Reset Release Mode = 7 if sysboot[5] is low. Mode = 3 if sysboot[5] is high.

(5) The internal USB PHY can be configured to multiplex the UART2\_TX or UART2\_RX signals to this terminal. For more details refer to USB GPIO Details section of the TRM.

(6) The internal USB PHY can be configured to multiplex the UART3\_TX or UART3\_RX signals to this terminal. For more details refer to USB GPIO Details section of the TRM.

(7) This terminal has an internal pull-down that remains on after reset is released if sysboot[5] is low on the rising edge or PWRONRSTn. This terminal will initially be driven low after reset is released if sysboot[5] is high on the rising edge or PWRONRSTn, then it begins to toggle at the same frequency of the XTALIN terminal.

(8) This terminal has an internal pull-down turned on while reset is asserted.

(9) This terminal is a analog input used to set the switching threshold of the DDR input buffers to (VDDS\_DDR / 2).

(10) This terminal is a analog passive signal that connects to an external 49.9 ohm 1%, 20mW reference resistor which is used to calibrate the DDR input/output buffers.

(11) This terminal is analog input that may also be configured as an open-drain output.

(12) This terminal is analog input that may also be configured as an open-source or open-drain output.

(13) This terminal is analog input that may also be configured as an open-source output.

(14) This terminal is high-Z when the oscillator is diasabled. This terminal is driven high if RTC\_XTALIN is less than VIL, driven low if RTC\_XTALIN is greater than VIH, and driven to a unknown value if RTC\_XTALIN is between VIL and VIH when the oscillator is enabled. The oscillator is disabled by default after power is applied.

15) This terminal is high-Z when the oscillator is diasabled. This terminal is driven high if XTALIN is less than VIL, driven low if XTALIN is greater than VIH, and driven to a unknown value if (15) XTALIN is between VIL a

(16) This terminal requires two power supplies, VDDA3P3v\_USB0 and VDDA1P8v\_USB0. The "\*" character in the power supply name is a wild card that represents "3P3v" and "1P8v".

Copyright © 2011-2012, Texas Instruments Incorporated **47** Copyright © 2011-2012, Texas Instruments Incorporated **47** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

(17) This terminal requires two power supplies, VDDA3P3v\_USB1 and VDDA1P8v\_USB1. The "\*" character in the power supply name is a wild card that represents "3P3v" and "1P8v".

Submit Documentation Feedback<br>Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

48 Terminal Description Copyright **Copyright Contract Copyright Copyright Copyright C**opyright **Copyright Contract Copyright Copyright Contract Copyright Copyright Contract Contract Copyright Copyright Contract Contract Co** 





## **2.3 Signal Description**

The AM335x device contains many peripheral interfaces. In order to reduce package size and cost while maintaining maximum functionality, many of the AM335x terminals can multiplex up to eight signal functions. Although there are many combinations of pin multiplexing that are possible, only a certain number of sets, called IO sets, are valid due to timing limitations. These valid IO sets were carefully chosen to provide many possible application scenarios for the user.

Texas Instruments has developed a Windows application called Pin Mux Utility that helps a system designer select the appropriate pin-multiplexing configuration for their AM335x-based product design. This tool provides a way to select valid IO sets of specific peripheral interfaces to ensure that the pin-multiplexing configuration selected for a design only uses valid IO sets supported by the AM335x device.

Copyright © 2011–2012, Texas Instruments Incorporated Terminal Description and Terminal Description 49

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- (1) **SIGNAL NAME:** The signal name
- (2) **DESCRIPTION:** Description of the signal
- (3) **TYPE:** Ball type for this specific function:
	- $I =$  Input
	- $O =$  Output
	- $-$  I/O = Input/Output
	- $-$  D = Open drain
	- $-$  DS = Differential
	- $A =$  Analog
- (4) **BALL:** Package ball location





## **Table 2-9. Debug Subsystem Signals Description**



## **Table 2-10. ECAT Signals Description**



50 Terminal Description Copyright and Terminal Description Copyright **Copyright Copyright © 2011**-2012, Texas Instruments Incorporated

Submit Documentation Feedback

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

## **Table 2-10. ECAT Signals Description (continued)**



## **Table 2-11. LCD Controller Signals Description**



Copyright © 2011–2012, Texas Instruments Incorporated **Terminal Description** 51

Downloaded from Datasheet.su

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

Texas<br>Instruments

## **2.3.1 External Memory Interfaces**





52 Terminal Description Copyright **Copyright © 2011–2012**, Texas Instruments Incorporated





## **Table 2-12. External Memory Interfaces/DDR Signals Description (continued)**

## **Table 2-13. External Memory Interfaces/General Purpose Memory Controller Signals Description**



Copyright © 2011-2012, Texas Instruments Incorporated Company of Contract Company of Terminal Description 53

Texas<br>Instruments

# SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

## **Table 2-13. External Memory Interfaces/General Purpose Memory Controller Signals Description (continued)**





## **2.3.2 General Purpose IOs**





## **Table 2-15. General Purpose IOs/GPIO1 Signals Description**



Copyright © 2011-2012, Texas Instruments Incorporated Terminal Description 55

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**







## **Table 2-16. General Purpose IOs/GPIO2 Signals Description**



56 Terminal Description Copyright and Terminal Description Copyright **Copyright** Copyright **Copyright © 2011**-2012, Texas Instruments Incorporated

Texas **INSTRUMENTS** 

## **Table 2-16. General Purpose IOs/GPIO2 Signals Description (continued)**



## **Table 2-17. General Purpose IOs/GPIO3 Signals Description**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

## **2.3.3 Miscellaneous**







## **2.3.3.1 eCAP**

## **Table 2-19. eCAP/eCAP0 Signals Description**



## **Table 2-20. eCAP/eCAP1 Signals Description**



## **Table 2-21. eCAP/eCAP2 Signals Description**



Copyright © 2011-2012, Texas Instruments Incorporated Terminal Description 59

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



## **2.3.3.2 eHRPWM**

## **Table 2-22. eHRPWM/eHRPWM0 Signals Description**



## **Table 2-23. eHRPWM/eHRPWM1 Signals Description**



## **Table 2-24. eHRPWM/eHRPWM2 Signals Description**





## **2.3.3.3 eQEP**

## **Table 2-25. eQEP/eQEP0 Signals Description**



## **Table 2-26. eQEP/eQEP1 Signals Description**



## **Table 2-27. eQEP/eQEP2 Signals Description**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



## **2.3.3.4 Timer**

## **Table 2-28. Timer/Timer4 Signals Description**



## **Table 2-29. Timer/Timer5 Signals Description**



## **Table 2-30. Timer/Timer6 Signals Description**



## **Table 2-31. Timer/Timer7 Signals Description**



## **2.3.4 PRU Subsystem**

**Table 2-32. PRU Subsystem/MII0 Signals Description**



## **Table 2-33. PRU Subsystem/MII1 Signals Description**



## **Table 2-34. PRU Subsystem/UART0 Signals Description**



PRODUCTPREVIEW **PRODUCT PREVIEW**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

Texas

## **2.3.4.1 PRU0**





## **Table 2-36. PRU0/General Purpose Outputs Signals Description**



## **2.3.4.2 PRU1**

**Table 2-37. PRU1/General Purpose Inputs Signals Description**



## **Table 2-38. PRU1/General Purpose Outputs Signals Description**





SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

**STRUMENTS** 

**EXAS** 

## **2.3.5 Removable Media Interfaces**

## **Table 2-39. Removable Media Interfaces/MMC0 Signals Description**



## **Table 2-40. Removable Media Interfaces/MMC1 Signals Description**



## **Table 2-41. Removable Media Interfaces/MMC2 Signals Description**



66 Terminal Description Copyright and Terminal Description Copyright **Copyright Copyright © 2011**-2012, Texas Instruments Incorporated



## **2.3.6 Serial Communication Interfaces**

## **2.3.6.1 CAN**

## **Table 2-42. CAN/DCAN0 Signals Description**



## **Table 2-43. CAN/DCAN1 Signals Description**



Copyright © 2011-2012, Texas Instruments Incorporated **Terminal Description** 67

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



#### **2.3.6.2 GEMAC\_CPSW**





## **Table 2-45. GEMAC\_CPSW/MII1 Signals Description**



## **Table 2-46. GEMAC\_CPSW/MII2 Signals Description**



## **Table 2-47. GEMAC\_CPSW/RGMII1 Signals Description**



68 Terminal Description Copyright and Terminal Description Copyright **Copyright Copyright © 2011**-2012, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

**EXAS** 

**NSTRUMENTS** 

#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



## **Table 2-47. GEMAC\_CPSW/RGMII1 Signals Description (continued)**

## **Table 2-48. GEMAC\_CPSW/RGMII2 Signals Description**



## **Table 2-49. GEMAC\_CPSW/RMII1 Signals Description**



## **Table 2-50. GEMAC\_CPSW/RMII2 Signals Description**



Copyright © 2011–2012, Texas Instruments Incorporated Terminal Description 69

Submit Documentation Feedback

Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





Terminal Description<br>Terminal Description Copyright © 2011–2012, Texas Instruments Incorporated



## **2.3.6.3 I2C**

## **Table 2-51. I2C/I2C0 Signals Description**



## **Table 2-52. I2C/I2C1 Signals Description**



## **Table 2-53. I2C/I2C2 Signals Description**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



## **2.3.6.4 McASP**





## **Table 2-55. McASP/MCASP1 Signals Description**




## **2.3.6.5 SPI**

## **Table 2-56. SPI/SPI0 Signals Description**



#### **Table 2-57. SPI/SPI1 Signals Description**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



#### **2.3.6.6 UART**

#### **Table 2-58. UART/UART0 Signals Description**



#### **Table 2-59. UART/UART1 Signals Description**



#### **Table 2-60. UART/UART2 Signals Description**



#### **Table 2-61. UART/UART3 Signals Description**



#### **Table 2-62. UART/UART4 Signals Description**





**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

## **Table 2-63. UART/UART5 Signals Description**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



#### **2.3.6.7 USB**

#### **Table 2-64. USB/USB0 Signals Description**



## **Table 2-65. USB/USB1 Signals Description**





# **3 Device Operating Conditions**

## **3.1 Absolute Maximum Ratings**

## **Table 3-1. Absolute Maximum Ratings Over Junction Temperature Range (Unless Otherwise Noted)(1)(2)**



(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to their associated VSS or VSSA\_x.

(3) Not available on the ZCE package. VDD\_MPU is merged with VDD\_CORE on the ZCE package.

(4) This supply is sourced from an internal LDO when RTC\_KALDO\_ENn is low. If RTC\_KALDO\_ENn is high, this supply must be sourced

Copyright © 2011-2012, Texas Instruments Incorporated Conditions and Device Operating Conditions 77

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 **PRODUCT PREVIEW**

PRODUCTPREVIEW

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



from an external power supply.

- (5) During functional operation, this pin is a no connect.
- (6) Not availabe on the ZCE package.
- (7) For tape and reel the storage temperature range is  $[-10^{\circ}\text{C}; +50^{\circ}\text{C}]$  with a maximum relative humidity of 70%. It is recommended returning to ambient room temperature before usage.
- (8) Based on JEDEC JESD22-A114E [Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)].
- (9) Based on JEDEC JESD22-C101C (Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components).

**XAS** 

**STRUMENTS** 

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### Table 3-2 summarizes the power consumption at the AM335x power terminals.



## **Table 3-2. Maximum Current Ratings at AM335x Power Terminals**

(1) VDD\_MPU is merged with VDD\_CORE and is not available separately on the ZCE package. The maximum current rating for VDD\_CORE on the ZCE package is the sum of VDD\_CORE and VDD\_MPU shown in this table.

(2) This supply is sourced from an internal LDO when RTC\_KALDO\_ENn is low. If RTC\_KALDO\_ENn is high, this supply must be sourced from an external power supply.

(3) Not available on the ZCE package.

(4) VDDSHV1 and VDDSHV2 are merged in the ZCE package. The maximum current rating for VDDSHV1 on the ZCE package is the sum of VDDSHV1 and VDDSHV2 shown in this table.

**PRODUCT PREVIEW**

PRODUCTPREVIEW

## **3.2 Recommended Operating Conditions**

The device is used under the recommended operating conditions described in Table 3-4.



**Table 3-3. Reliability Data**

(1) Not available on the ZCE package. VDD\_MPU is merged with VDD\_CORE on the ZCE package.

(2) Voltage specification at the device package pin.

(3) POH = Power-on hours when the device is fully functional.

#### **NOTE**

Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

## **Table 3-4. Recommended Operating Conditions**



80 Device Operating Conditions Copyright **Copyright Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



Texas **INSTRUMENTS** 

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



# **Table 3-4. Recommended Operating Conditions (continued)**

Copyright © 2011-2012, Texas Instruments Incorporated Companies Conditions and Device Operating Conditions 81

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

#### **Table 3-4. Recommended Operating Conditions (continued)**



(1) Not available on the ZCE package. VDD\_MPU is merged with VDD\_CORE on the ZCE package.

(2) This supply is sourced from an internal LDO when RTC\_KALDO\_ENn is low. If RTC\_KALDO\_ENn is high, this supply must be sourced from an external power supply.

(3) VDDS should be supplied irrespective of 1.8-V or 3.3-V mode of operation of the dual-voltage IOs.

(4) Not available on the ZCE package.

#### **Table 3-5. Operating Performance Points for ZCZ Package(1)**



(1) Frequencies in this table indicate maximum performance for a given OPP condition.

(2) Interfaces in this row are validated and available on OPP50.

(3) This parameter represents the maximum memory clock frequency. Since data is transferred on both edges of the clock, double-data rate (DDR), the maximum data rate is two times the maximum memory clock frequency defined in this table.

(4) The JEDEC JESD79-3E specification defines the maximum clock period of 3.3 ns for all standard speed bin DDR3 memory devices. Therefore, all standard speed bin DDR3 memory devices are required to operate at 303 MHz.

#### **Table 3-6. Operating Performance Points for ZCE Package(1)**



(1) Frequencies in this table indicate maximum performance for a given OPP condition.

(2) Interfaces in this row are validated and available on OPP50.

(3) This parameter represents the maximum memory clock frequency. Since data is transferred on both edges of the clock, double-data rate (DDR), the maximum data rate is two times the maximum memory clock frequency defined in this table.

(4) The JEDEC JESD79-3E specification defines the maximum clock period of 3.3 ns for all standard-speed bin DDR3 memory devices. Therefore, all standard-speed bin DDR3 memory devices are required to operate at 303 MHz.



#### **3.3 DC Electrical Characteristics**

Table 3-7 summarizes the dc electrical characteristics.

Note: The interfaces or signals described in Table 3-7 correspond to the interfaces or signals available in multiplexing mode 0. All interfaces or signals multiplexed on the terminals described in Table 3-7 have the same dc electrical characteristics.

#### **Table 3-7. DC Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted)**

**PARAMETER MIN NOM MAX UNIT DDR\_RESETn,DDR\_CSn0,DDR\_CKE,DDR\_CK,DDR\_CKn,DDR\_CASn,DDR\_RASn,DDR\_WEn,DDR\_BA0,DDR\_BA1,DDR\_BA2,DDR\_A 0,DDR\_A1,DDR\_A2,DDR\_A3,DDR\_A4,DDR\_A5,DDR\_A6,DDR\_A7,DDR\_A8,DDR\_A9,DDR\_A10,DDR\_A11,DDR\_A12,DDR\_A13,DDR\_A 14,DDR\_A15,DDR\_ODT,DDR\_D0,DDR\_D1,DDR\_D2,DDR\_D3,DDR\_D4,DDR\_D5,DDR\_D6,DDR\_D7,DDR\_D8,DDR\_D9,DDR\_D10,DDR\_ D11,DDR\_D12,DDR\_D13,DDR\_D14,DDR\_D15,DDR\_DQM0,DDR\_DQM1,DDR\_DQS0,DDR\_DQSn0,DDR\_DQS1,DDR\_DQSn1 pins (mDDR - LVCMOS mode)**





Texas<br>Instruments

#### **Table 3-7. DC Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) (continued)**



84 Device Operating Conditions Copyright **Copyright Conduct 2011** 2011-2012, Texas Instruments Incorporated

Texas INSTRUMENTS

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **Table 3-7. DC Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) (continued)**



PRODUCTPREVIEW **PRODUCT PREVIEW**

Texas<br>Instruments

#### **Table 3-7. DC Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) (continued)**





## **3.4 External Capacitors**

To improve module performance, decoupling capacitors are required to suppress the switching noise generated by high frequency and to stabilize the supply voltage. A decoupling capacitor is most effective when it is close to the device, because this minimizes the inductance of the circuit board wiring and interconnects.

## **3.4.1 Voltage Decoupling Capacitors**

Table 3-8 summarizes the Core voltage decoupling characteristics.

## **3.4.1.1 Core Voltage Decoupling Capacitors**

To improve module performance, decoupling capacitors are required to suppress high-frequency switching noise and to stabilize the supply voltage. A decoupling capacitor is most effective when located close to the AM335x device, because this minimizes the inductance of the circuit board wiring and interconnects.





(1) The typical value corresponds to 1 cap of 10  $\mu$ F and 8 caps of 10 nF.

(2) Not available on the ZCE package. VDD\_MPU is merged with VDD\_CORE on the ZCE package.

(3) The typical value corresponds to 1 cap of 10  $\mu$ F and 5 caps of 10 nF.

## **3.4.1.2 IO and Analog Voltage Decoupling Capacitors**

Table 3-9 summarizes the power-supply decoupling capacitor recommendations.

## **Table 3-9. Power-Supply Decoupling Capacitor Characteristics**





#### **Table 3-9. Power-Supply Decoupling Capacitor Characteristics (continued)**

(1) Not available on the ZCE package.

(2) Typical values consist of 1 cap of 10  $\mu$ F and 4 caps of 10 nF.

(3) Typical values consist of 1 cap of 10  $\mu$ F and 6 caps of 10 nF.

(4) For more details on decoupling capacitor requirements for the mDDR(LPDDR)/DDR2/DDR3 memory interface, see Section 5.4.2.2.2.6 and Section 5.4.2.2.2.7.

(5) Typical values consist of 1 cap of 10  $\mu$ F and 2 caps of 10 nF.

## **3.4.2 Output Capacitors**

Internal low dropout output (LDO) regulators require external capacitors to stabilize their outputs. These capacitors should be placed as close as possible to the respective terminals of the AM335x device. Table 3-10 summarizes the LDO output capacitor recommendations.

#### **Table 3-10. Output Capacitor Characteristics**



(1) LDO regulator outputs should not be used as a power source for any external components.

(2) The CAP\_VDD\_RTC terminal operates as an input to the RTC core voltage domain when the RTC\_KLDO\_ENn terminal is high.



#### Figure 3-1 illustrates an example of the external capacitors.



- A. Decoupling capacitors must be placed as closed as possible to the power terminal. Choose the ground located closest to the power pin for each decoupling capacitor. In case of interconnecting powers, first insert the decoupling capacitor and then interconnect the powers.
- B. The decoupling capacitor value depends on the board characteristics.

#### **Figure 3-1. External Capacitors**

**NSTRUMENTS** 

**EXAS** 

## **3.4.3 VDD\_MPU\_MON Connections**

Figure 3-2 shows the VDD\_MPU\_MON connectivity. VDD\_MPU\_MON connectivity is available only on the ZCZ package.



Connection for VDD\_MPU\_MON if voltage monitoring is used



Connection for VDD\_MPU\_MON if voltage monitoring is NOT used

**Figure 3-2. VDD\_MPU\_MON Connectivity**



# **4 Power and Clocking**

#### **4.1 Power Supplies**

#### **4.1.1 Power-Up Sequencing**



- A. RTC\_PWRONRSTn should be asserted for at least 1ms.
- B. When using the ZCZ package option, VDD\_MPU and VDD\_CORE power inputs may be powered from the same source if the application only uses operating performance points (OPPs) that define a common power supply voltage for VDD\_MPU and VDD\_CORE. The ZCE package option has the VDD\_MPU domain merged with the VDD\_CORE domain.
- C. If a USB port is not used, the respective VDDA1P8V\_USB terminal may be connected to any 1.8-V power supply and the respective VDDA3P3V\_USB terminal may be connected to any 3.3-V power supply. If the system does not have a 3.3-V power supply, the VDDA3P3V\_USB terminal may be connected to ground.
- D. If the system uses mDDR or DDR2 memory devices, VDDS DDR can be ramped simultaneously with the other 1.8-V I/O power supplies.
- E. VDDS\_RTC can be ramped independent of other power supplies if PMIC\_PWR\_EN functionality is not required. If VDDS\_RTC is ramped after VDD\_CORE, there might be a small amount of additional leakage current on VDD\_CORE. The power sequence shown provides the lowest leakage option.
- F. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the recommended sequence.

#### **Figure 4-1. Preferred Power-Supply Sequencing with Dual-Voltage I/Os Configured as 3.3 V**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





- A. RTC\_PWRONRSTn should be asserted for at least 1ms.
- B. The 3.3-V I/O power supplies may be ramped simultaneously with the 1.8-V I/O power supplies if the voltage sourced by any 3.3-V power supplies does not exceed the voltage sourced by any 1.8-V power supply by more than 2 V. Serious reliability issues may occur if the system power supply design allows any 3.3-V I/O power supplies to exceed any 1.8-V I/O power supplies by more than 2 V.
- C. When using the ZCZ package option, VDD\_MPU and VDD\_CORE power inputs may be powered from the same source if the application only uses operating performance points (OPPs) that define a common power supply voltage for VDD\_MPU and VDD\_CORE. The ZCE package option has the VDD\_MPU domain merged with the VDD\_CORE domain.
- D. If a USB port is not used, the respective VDDA1P8V\_USB terminal may be connected to any 1.8-V power supply and the respective VDDA3P3V\_USB terminal may be connected to any 3.3-V power supply. If the system does not have a 3.3-V power supply, the VDDA3P3V\_USB terminal may be connected to ground.
- E. If the system uses mDDR or DDR2 memory devices, VDDS\_DDR can be ramped simultaneously with the other 1.8-V I/O power supplies.
- F. VDDS\_RTC can be ramped independent of other power supplies if PMIC\_PWR\_EN functionality is not required. If VDDS\_RTC is ramped after VDD\_CORE, there might be a small amount of additional leakage current on VDD\_CORE. The power sequence shown provides the lowest leakage option.
- G. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the recommended sequence.

## **Figure 4-2. Alternate Power-Supply Sequencing with Dual-Voltage I/Os Configured as 3.3 V**

**FXAS NSTRUMENTS** 

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



- A. RTC\_PWRONRSTn should be asserted for at least 1ms.
- B. When using the ZCZ package option, VDD\_MPU and VDD\_CORE power inputs may be powered from the same source if the application only uses operating performance points (OPPs) that define a common power supply voltage for VDD\_MPU and VDD\_CORE. The ZCE package option has the VDD\_MPU domain merged with the VDD\_CORE domain.
- C. If a USB port is not used, the respective VDDA1P8V\_USB terminal may be connected to any 1.8-V power supply and the respective VDDA3P3V\_USB terminal may be connected to any 3.3-V power supply. If the system does not have a 3.3-V power supply, the VDDA3P3V\_USB terminal may be connected to ground.
- D. If the system uses mDDR or DDR2 memory devices, VDDS DDR can be ramped simultaneously with the other 1.8-V I/O power supplies.
- E. VDDS\_RTC can be ramped independent of other power supplies if PMIC\_PWR\_EN functionality is not required. If VDDS\_RTC is ramped after VDD\_CORE, there might be a small amount of additional leakage current on VDD\_CORE. The power sequence shown provides the lowest leakage option.
- F. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the recommended sequence.

#### **Figure 4-3. Power-Supply Sequencing with Dual-Voltage I/Os Configured as 1.8 V**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- A. RTC\_PWRONRSTn should be asserted for at least 1ms.
- B. The CAP\_VDD\_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC\_KALDO\_ENn terminal to VDDS\_RTC. If the internal RTC LDO is disabled, CAP\_VDD\_RTC should be sourced from an external 1.1-V power supply.
- C. When using the ZCZ package option, VDD\_MPU and VDD\_CORE power inputs may be powered from the same source if the application only uses operating performance points (OPPs) that define a common power supply voltage for VDD\_MPU and VDD\_CORE. The ZCE package option has the VDD\_MPU domain merged with the VDD\_CORE domain.
- D. If a USB port is not used, the respective VDDA1P8V\_USB terminal may be connected to any 1.8-V power supply and the respective VDDA3P3V\_USB terminal may be connected to any 3.3-V power supply. If the system does not have a 3.3-V power supply, the VDDA3P3V\_USB terminal may be connected to ground.
- E. If the system uses mDDR or DDR2 memory devices, VDDS\_DDR can be ramped simultaneously with the other 1.8-V I/O power supplies.
- F. VDDS\_RTC should be ramped at the same time or before CAP\_VDD\_RTC, but these power inputs can be ramped independent of other power supplies if PMIC\_PWR\_EN functionality is not required. If CAP\_VDD\_RTC is ramped after VDD\_CORE, there might be a small amount of additional leakage current on VDD\_CORE. The power sequence shown provides the lowest leakage option.
- G. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the recommended sequence.

#### **Figure 4-4. Power-Supply Sequencing with Internal RTC LDO Disabled**

EXAS

**NSTRUMENTS** 

#### **www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012



- A. CAP\_VDD\_RTC terminal operates as an input to the RTC core voltage domain when the internal RTC LDO is disabled by connecting the RTC\_KALDO\_ENn terminal to VDDS\_RTC. If the internal RTC LDO is disabled, CAP\_VDD\_RTC should be sourced from an external 1.1-V power supply. The PMIC\_POWER\_EN output cannot be used when the RTC is disabled.
- B. When using the ZCZ package option, VDD\_MPU and VDD\_CORE power inputs may be powered from the same source if the application only uses operating performance points (OPPs) that define a common power supply voltage for VDD\_MPU and VDD\_CORE. The ZCE package option has the VDD\_MPU domain merged with the VDD\_CORE domain.
- C. If a USB port is not used, the respective VDDA1P8V\_USB terminal may be connected to any 1.8-V power supply and the respective VDDA3P3V\_USB terminal may be connected to any 3.3-V power supply. If the system does not have a 3.3-V power supply, the VDDA3P3V\_USB terminal may be connected to ground.
- D. If the system uses mDDR or DDR2 memory devices, VDDS\_DDR can be ramped simultaneously with the other 1.8-V I/O power supplies.
- E. VDDS\_RTC should be ramped at the same time or before CAP\_VDD\_RTC, but these power inputs can be ramped independent of other power supplies if PMIC\_PWR\_EN functionality is not required. If CAP\_VDD\_RTC is ramped after VDD\_CORE, there might be a small amount of additional leakage current on VDD\_CORE. The power sequence shown provides the lowest leakage option.
- F. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the recommended sequence.

#### **Figure 4-5. Power-Supply Sequencing with RTC Feature Disabled**

#### **4.1.2 Power-Down Sequencing**

PWRONRSTn input terminal should be taken low, which stops all internal clocks before power supplies are turned off. All other external clocks to the device should be shut off.

The preferred way to sequence power down is to have all the power supplies ramped down sequentially in the exact reverse order of the power-up sequencing. In other words, the power supply that has been ramped up first should be the last one that should be ramped down. This will ensure there would be no spurious current paths during the power-down sequence. The VDDS power supply must ramp down after all 3.3-V VDDSHVx [1-6] power supplies.

If it is desired to ramp down VDDS and VDDSHVx [1-6] simultaneously, it should always be ensured that the difference between VDDS and VDDSHVx [1-6] during the entire power-down sequence is <2 V. If this is violated it can result in reliability risks for the device. Further, it should also be ensured that the VDDS supply should be  $\geq 1.5$  V of all the other supplies in the system during the ramp down.

If there is no 3.3-V VDDSHVx [1-6] power supply, the VDDS power supply may ramp down at the same time or after all 1.8-V VDDSHVx[1-6] power supplies. It should be ensured that the VDDS supply should be  $\geq$ 1.5 V of all the other supplies in the system during ramp down.

**PRODUCT PREVIEW**

PRODUCTPREVIEW

Copyright © 2011–2012, Texas Instruments Incorporated **Power and Clocking** 95



#### **4.2 Clock Specifications**

#### **4.2.1 Input Clock Specifications**

The AM335x device has two clock inputs. Each clock input passes through an internal oscillator which can be connected to an external crystal circuit (oscillator mode) or external LVCMOS square-wave digital clock source (bypass mode). The oscillators automatically operate in bypass mode when their input is connected to an external LVCMOS square-wave digital clock source. The oscillator associated with a specific clock input must be enabled when the clock input is being used in either oscillator mode or bypass mode.

The OSC1 oscillator provides a 32.768-kHz reference clock to the real-time clock (RTC) and is connected to the RTC\_XTALIN and RTC\_XTALOUT terminals. This clock source is referred to as the 32K oscillator (CLK\_32K\_RTC) in the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73). OSC1 is disabled by default after power is applied. This clock input is optional and may not be required if the RTC is configured to receive a clock from the internal 32k RC oscillator (CLK\_RC32K) or peripheral PLL (CLK\_32KHZ) which receives a reference clock from the OSC0 input.

The OSC0 oscillator provides a 19.2-MHz, 24-MHz, 25-MHz, or 26-MHz reference clock which is used to clock all non-RTC functions and is connected to the XTALIN and XTALOUT terminals. This clock source is referred to as the master oscillator (CLK\_M\_OSC) in the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73). OSC0 is enabled by default after power is applied.

For more information related to recommended circuit topologies and crystal oscillator circuit requirements for these clock inputs, see Section 4.2.2.

#### **4.2.2 Input Clock Requirements**

#### **4.2.2.1 OSC0 Internal Oscillator Clock Source**

Figure 4-6 shows the recommended crystal circuit. It is recommended that pre-production printed circuit board (PCB) designs include the two optional resistors  $R_{bias}$  and  $R_d$  in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, Rbias will not be required and Rd will be a zero ohm resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on pre-production PCBs.

The XTALIN terminal has a 15 - 40 k $\Omega$  internal pull-down resistor which is enabled when OSC0 is disabled. This internal resistor prevents the XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.





- A. Oscillator components (Crystal,  $C_1$ ,  $C_2$ , optional  $R_{bias}$  and  $R_d$ ) must be located close to the AM335x package. Parasitic capacitance to the printed circuit board (PCB) ground and other signals should be minimized to reduce noise coupled into the oscillator. The VSS\_OSC terminal provides a Kelvin ground reference for the external crystal components. External crystal component grounds should only be connected to the VSS\_OSC terminal and should not be connected to the PCB ground plane.
- B.  $C_1$  and  $C_2$  represent the total capacitance of the respective PCB trace, load capacitor, and other components (excluding the crystal) connected to each crystal terminal. The value of capacitors  $C_1$  and  $C_2$  should be selected to provide the total load capacitance,  $C_L$ , specified by the crystal manufacturer. The total load capacitance is  $C_L$  =  $[(C_1*C_2)/(C_1+C_2)]$  +  $C_{shunt}$ , where  $C_{shunt}$  is the crystal shunt capacitance (C<sub>0</sub>) specified by the crystal manufacturer plus any mutual capacitance (C<sub>pkg</sub> + C<sub>PCB</sub>) seen across the AM335x XTALIN and XTALOUT signals. For<br>recommended values of crystal circuit components, see Table 4-1.

#### **Figure 4-6. OSC0 Crystal Circuit Schematic**



#### **Table 4-1. OSC0 Crystal Circuit Requirements**

#### **4.2.2.2 OSC0 LVCMOS Digital Clock Source**

Figure 4-7 shows the recommended oscillator connections when OSC0 is connected to an LVCMOS square-wave digital clock source. The LVCMOS clock source is connected to the XTALIN terminal. In this mode of operation, the XTALOUT terminal should not be used to source any external components. The printed circuit board design should provide a mechanism to disconnect the XTALOUT terminal from any external components or signal traces that may couple noise into OSC0 via the XTALOUT terminal.

The XTALIN terminal has a 15 - 40 k $\Omega$  internal pull-down resistor which is enabled when OSC0 is disabled. This internal resistor prevents the XTALIN terminal from floating to an invalid logic level which may increase leakage current through the oscillator input buffer.



**Figure 4-7. OSC0 LVCMOS Circuit Schematic**

## **4.2.2.3 OSC1 Internal Oscillator Clock Source**

Figure 4-8 shows the recommended crystal circuit. It is recommended that pre-production printed circuit board (PCB) designs include the two optional resistors  $R_{bias}$  and  $R_d$  in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, Rbias will not be required and Rd will be a zero ohm resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on pre-production PCBs.

The RTC\_XTALIN terminal does not enable an internal pull-down resistor when OSC1 is disabled. If this oscillator is disabled, the RTC\_XTALIN terminal may float to an invalid logic level which may increase leakage current through the oscillator input buffer. This should not be an issue for most applications that use this oscillator to source the RTC clock since the RTC requires a continuous clock to maintain time.

NSTRUMENTS





- A. Oscillator components (Crystal,  $C_1$ ,  $C_2$ , optional  $R_{bias}$  and  $R_d$ ) must be located close to the AM335x package. Parasitic capacitance to the printed circuit board (PCB) ground and other signals should be minimized to reduce noise coupled into the oscillator.
- B.  $C_1$  and  $C_2$  represent the total capacitance of the respective PCB trace, load capacitor, and other components (excluding the crystal) connected to each crystal terminal. The value of capacitors  $C_1$  and  $C_2$  should be selected to provide the total load capacitance,  $C_L$ , specified by the crystal manufacturer. The total load capacitance is  $C_L$  =  $[(C_1*C_2)/(C_1+C_2)] + C_{shunt}$ , where  $C_{shunt}$  is the crystal shunt capacitance (C<sub>0</sub>) specified by the crystal manufacturer plus any mutual capacitance (C<sub>pkg</sub> + C<sub>PCB</sub>) seen across the AM335x RTC\_XTALIN and RTC\_XTALOUT signals. For recommended values of crystal circuit components, see Table 4-2.

## **Figure 4-8. OSC1 Crystal Circuit Schematic**

## **Table 4-2. OSC1 Crystal Circuit Requirements**



## **4.2.2.4 OSC1 LVCMOS Digital Clock Source**

Figure 4-9 shows the recommended oscillator connections when OSC1 is connected to an LVCMOS square-wave digital clock source. The LVCMOS clock source is connected to the RTC\_XTALIN terminal. In this mode of operation, the RTC\_XTALOUT terminal should not be used to source any external components. The printed circuit board design should provide a mechanism to disconnect the RTC\_XTALOUT terminal from any external components or signal traces that may couple noise into OSC1 via the RTC\_XTALOUT terminal.

The RTC\_XTALIN terminal does not enable an internal pull-down resistor when OSC1 is disabled. If this oscillator is disabled, the RTC\_XTALIN terminal may float to an invalid logic level which may increase leakage current through the oscillator input buffer. This should not be an issue for most applications that use this oscillator to source the RTC clock since the RTC requires a continuous clock to maintain time.





**Figure 4-9. OSC1 LVCMOS Circuit Schematic**

## **4.2.2.5 OSC1 Not Used**

Figure 4-10 shows the recommended oscillator connections when OSC1 is not being used. An external 10 k maximum pull-down resistor should be connected to the RTC\_XTALIN terminal to prevent this input from floating to an invalid logic level which may increase leakage current through the oscillator input buffer. The RTC\_XTALOUT terminal is a no connect (NC).



**Figure 4-10. OSC1 Not Used Schematic**

## **4.2.3 Output Clock Specifications**

The AM335x device has two clock output signals. The CLKOUT1 signal is always a replica of the OSC0 input clock which is referred to as the master oscillator (CLK M OSC) in the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73). The CLKOUT2 signal can be configured to output the OSC0 input clock, which is referred to as the 32K oscillator (CLK 32K RTC) in the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73), or four other internal clocks. For more information related to configuring these clock output signals, see the CLKOUT Signals section of the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73).

## **4.2.4 Output Clock Characteristics**

## **4.2.4.1 CLKOUT1**

The CLKOUT1 signal can be output on the XDMA\_EVENT\_INTR0 terminal. This terminal connects to one of seven internal signals via configurable multiplexers. The XDMA\_EVENT\_INTR0 multiplexer must be configured for Mode 3 to connect the CLKOUT1 signal to the XDMA\_EVENT\_INTR0 terminal.

The default reset configuration of the XDMA\_EVENT\_INTR0 multiplexer is selected by the logic level applied to the LCD DATA5 terminal on the rising edge of PWRONRSTn. The XDMA EVENT INTR0 multiplexer will be configured to Mode 7 if the LCD DATA5 terminal is low on the rising edge of PWRONRSTn or Mode 3 if the LCD\_DATA5 terminal is high on the rising edge of PWRONRSTn. This allows the CLKOUT1 signal to be output on the XDMA\_EVENT\_INTR0 terminal without software intervention. In this mode, the output will be held low while PWRONRSTn is active and will begin to toggle after PWRONRSTn is released.



#### **4.2.4.2 CLKOUT2**

The CLKOUT2 signal can be output on the XDMA\_EVENT\_INTR1 terminal. This terminal connects to one of seven internal signals via configurable multiplexers. The XDMA\_EVENT\_INTR1 multiplexer must be configured for Mode 3 to connect the CLKOUT2 signal to the XDMA\_EVENT\_INTR1 terminal.

The default reset configuration of the XDMA\_EVENT\_INTR1 multiplexer is always Mode 7. Software must configure the XDMA\_EVENT\_INTR1 multiplexer to Mode 3 for the CLKOUT2 signal to be output on the XDMA\_EVENT\_INTR1 terminal.



#### **5 Peripheral Information and Timings**

The AM335x device contains many peripheral interfaces. In order to reduce package size and cost while maintaining maximum functionality, many of the AM335x terminals can multiplex up to eight signal functions. Although there are many combinations of pin multiplexing that are possible, only a certain number of sets, called IO sets, are valid due to timing limitations. These valid IO sets were carefully chosen to provide many possible application scenarios for the user.

Texas Instruments has developed a Windows application called Pin Mux Utility that helps a system designer select the appropriate pin-multiplexing configuration for their AM335x-based product design. This tool provides a way to select valid IO sets of specific peripheral interfaces to ensure that the pin-multiplexing configuration selected for a design only uses valid IO sets supported by the AM335x device.

#### **5.1 Parameter Information**

#### **5.1.1 Timing Parameters and Board Routing Analysis**

The timing parameter values specified in this data manual do not include delays by board routings. As a good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For the mDDR(LPDDR)/DDR2/DDR3 memory interface, it is *not* necessary to use the IBIS models to analyze timing characteristics. TI provides a PCB routing rules solution that describes the routing rules to ensure the mDDR(LPDDR)/DDR2/DDR3 memory interface timings are met.

#### **5.2 Recommended Clock and Control Signal Transition Behavior**

All clocks and control signals **must** transition between  $V_{H}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{H}$ ) in a monotonic manner.



## **5.3 Ethernet Media Access Controller (EMAC)/Switch**

## **5.3.1 Ethernet MAC/Switch Electrical Data/Timing**

The Ethernet MAC/Switch implemented in the AM335x device supports GMII mode, but the AM335x design does not pin out 9 of the 24 GMII signals. This was done to reduce the total number of package terminals. Therefore, the AM335x device does not support GMII mode. MII mode is supported with the remaining GMII signals.

The AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73) and this document may reference internal signal names when discussing peripheral input and output signals since many of the AM335x package terminals can be multiplexed to one of several peripheral signals. For example, the AM335x terminal names for port 1 of the Ethernet MAC/Switch have been changed from GMII to MII to indicate their Mode 0 function, but the internal signal is named GMII. However, documents that describe the Ethernet switch reference these signals by their internal signal name. For a cross-reference of internal signal names to terminal names, see Table 2-7.

Operation of the Ethernet MAC/Switch is not supported for OPP50.

#### **Table 5-1. Ethernet MAC/Switch Timing Conditions**



(1) Except when specified otherwise.

## **5.3.1.1 Ethernet MAC/Switch MII Electrical Data/Timing**

## **Table 5-2. Timing Requirements for GMII[x]\_RXCLK - MII Mode**







**Figure 5-1. GMII[x]\_RXCLK Timing - MII Mode**

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

## **Table 5-3. Timing Requirements for GMII[x]\_TXCLK - MII Mode**

#### (see Figure 5-2)





**Figure 5-2. GMII[x]\_TXCLK Timing - MII Mode**

# **Table 5-4. Timing Requirements for GMII[x]\_RXD[3:0], GMII[x]\_RXDV, and GMII[x]\_RXER - MII Mode**





**Figure 5-3. GMII[x]\_RXD[3:0], GMII[x]\_RXDV, GMII[x]\_RXER Timing - MII Mode**



## **Table 5-5. Switching Characteristics for GMII[x]\_TXD[3:0], and GMII[x]\_TXEN - MII Mode**

(see Figure 5-4)

- - -	.								
NO.	<b>PARAMETER</b>		10 Mbps			100 Mbps			<b>UNIT</b>
			<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	
	$t_{d(TX \ CLK-TXD)}$	Delay time, TX_CLK high to TXD[3:0] valid	5		25	5		25	ns
	$I_{d(TX \text{ CLK-TX EN})}$	Delay time, TX_CLK to TX_EN valid							
	GMII[x] TXCLK (input)								
	GMII[x]_TXD[3:0], GMII[x]_TXEN (outputs)								

**Figure 5-4. GMII[x]\_TXD[3:0], GMII[x]\_TXEN Timing - MII Mode**

Copyright © 2011-2012, Texas Instruments Incorporated **Peripheral Information and Timings 105** 

## **EXAS NSTRUMENTS**

## **5.3.1.2 Ethernet MAC/Switch RMII Electrical Data/Timing**

## **Table 5-6. Timing Requirements for RMII[x]\_REFCLK - RMII Mode**





**Figure 5-5. RMII[x]\_REFCLK Timing - RMII Mode**

# **Table 5-7. Timing Requirements for RMII[x]\_RXD[1:0], RMII[x]\_CRS\_DV, and RMII[x]\_RXER - RMII Mode**





**Figure 5-6. RMII[x]\_RXD[1:0], RMII[x]\_CRS\_DV, RMII[x]\_RXER Timing - RMII Mode**



## **Table 5-8. Switching Characteristics for RMII[x]\_TXD[1:0], and RMII[x]\_TXEN - RMII Mode**







Copyright © 2011-2012, Texas Instruments Incorporated **Peripheral Information and Timings** 107

## **5.3.1.3 Ethernet MAC/Switch RGMII Electrical Data/Timing**

RGMII mode is not supported for OPP50.

#### **Table 5-9. Timing Requirements for RGMII[x]\_RCLK - RGMII Mode**

#### (see Figure 5-8)





**Figure 5-8. RGMII[x]\_RCLK Timing - RGMII Mode**

# **Table 5-10. Timing Requirements for RGMII[x]\_RD[3:0], and RGMII[x]\_RCTL - RGMII Mode**





- A. RGMII[x]\_RCLK must be externally delayed relative to the RGMII[x]\_RD[3:0] and RGMII[x]\_RCTL signals to meet the respective timing requirements.
- B. Data and control information is received using both edges of the clocks. RGMII[x]\_RD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]\_RCLK and data bits 7-4 on the falling edge of RGMII[x]\_RCLK. Similarly, RGMII[x]\_RCTL carries RXDV on rising edge of RGMII[x]\_RCLK and RXERR on falling edge of RGMII[x]\_RCLK.

#### **Figure 5-9. RGMII[x]\_RD[3:0], RGMII[x]\_RCTL Timing - RGMII Mode**

108 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated
**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **Table 5-11. Switching Characteristics for RGMII[x]\_TCLK - RGMII Mode**

(see Figure 5-10)

**STRUMENTS** 





**Figure 5-10. RGMII[x]\_TCLK Timing - RGMII Mode**

#### **Table 5-12. Switching Characteristics for RGMII[x]\_TD[3:0], and RGMII[x]\_TCTL - RGMII Mode** (see Figure 5-11)





- A. The Ethernet MAC/Switch implemented in the AM335x device supports internal delay mode, but timing closure was not performed for this mode of operation. Therefore, the AM335x device does not support internal delay mode.
- B. Data and control information is transmitted using both edges of the clocks. RGMII[x]\_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]\_TCLK and data bits 7-4 on the falling edge of RGMII[x]\_TCLK. Similarly, RGMII[x]\_TCTL carries TXEN on rising edge of RGMII[x]\_TCLK and TXERR of falling edge of RGMII[x]\_TCLK.

**Figure 5-11. RGMII[x]\_TD[3:0], RGMII[x]\_TCTL Timing - RGMII Mode**

#### **5.4 External Memory Interfaces**

The device includes the following external memory interfaces:

- General-purpose memory controller (GPMC)
- á mDDR(LPDDR)/DDR2/DDR3 Memory Interface (EMIF)

### **5.4.1 General-Purpose Memory Controller (GPMC)**

#### **NOTE**

For more information, see the Memory Subsystem/General-Purpose Memory Controller section of the AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73).

The GPMC is the unified memory controller used to interface external memory devices such as:

- á Asynchronous SRAM-like memories and ASIC devices
- Asynchronous page mode and synchronous burst NOR flash
- NAND flash

#### **5.4.1.1 GPMC/NOR Flash**²**Synchronous Mode**

Synchronous mode is not supported for OPP50.

Table 5-14 and Table 5-15 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-12 through Figure 5-16).



#### **Table 5-13. GPMC/NOR Flash Timing Conditions**²**Synchronous Mode**

#### **Table 5-14. GPMC/NOR Flash Timing Requirements**²**Synchronous Mode**



(1) In gpmc\_wait[x], x is equal to 0 or 1.

**STRUMENTS** 

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **Table** 5-15. GPMC/NOR Flash Switching Characteristics—Synchronous Mode<sup>(2)</sup>



PRODUCTPREVIEW **PRODUCT PREVIEW**

(1) For single read:  $A = (CSRdOffTime - CSOnTime) * (TimeParaGranularity + 1) * GPMC_CFCLK<sup>(14)</sup>$ For burst read: A = (CSRdOffTime – CSOnTime + (n – 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst write: A = (CSWrOffTime – CSOnTime + (n – 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> With n being the page burst access number.

(2)  $B = C$ lkActivationTime \* GPMC FCLK<sup>(14)</sup>

(3) For single read:  $C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK  $^{(14)}$$ For burst read: C = (RdCycleTime + (n - 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst write: C = (WrCycleTime + (n - 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> With n being the page burst access number.

(4) For single read:  $D = (RdCycleTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



For burst read: D = (RdCycleTime - AccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst write: D = (WrCycleTime - AccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup>

- (5) For single read: E = (CSRdOffTime AccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst read: E = (CSRdOffTime - AccessTime)<sup>\*</sup> (TimeParaGranularity + 1)<sup>\*</sup> GPMC\_FCLK<sup>(14)</sup> For burst write:  $E = (CSW rOffTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK^{(14)}$
- (6) For csn falling edge (CS activated):
	- Case GpmcFCLKDivider =  $0$ :
	- $F = 0.5 * CSExtraDelay * GPMC_FCLK<sup>(14)</sup>$
	- Case GpmcFCLKDivider = 1:
		- $-$  F = 0.5 \* CSExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
		- $F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise$
	- Case GpmcFCLKDivider = 2:
		- $-$  F = 0.5 \* CSExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((CSOnTime ClkActivationTime) is a multiple of 3)
		- $-$  F = (1 + 0.5 \* CSExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((CSOnTime ClkActivationTime 1) is a multiple of 3)
		- $-$  F = (2 + 0.5 \* CSExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((CSOnTime ClkActivationTime 2) is a multiple of 3)
- (7) For ADV falling edge (ADV activated):
	- Case GpmcFCLKDivider =  $0$ :
		- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup>
	- Case GpmcFCLKDivider =  $1$ :
	- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
		- $G = (1 + 0.5 * ADVExtrab$ elay) \* GPMC\_FCLK<sup>(14)</sup> otherwise
	- Case GpmcFCLKDivider =  $2$ :
		- $-$  G = 0.5 \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((ADVOnTime ClkActivationTime) is a multiple of 3)
		- $-$  G = (1 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVOnTime ClkActivationTime 1) is a multiple of 3)
		- $-$  G = (2 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVOnTime ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- $Case GpmcFCLKDivider = 0$ :
	- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup>
- Case GpmcFCLKDivider =  $1$ :
	- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
	- $G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise$
- Case GpmcFCLKDivider = 2:

**PRODUCT PREVIEW**

**PRODUCTPREVIEW** 

- $-$  G = 0.5 \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((ADVRdOffTime ClkActivationTime) is a multiple of 3)
- $-$  G = (1 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVRdOffTime ClkActivationTime 1) is a multiple of 3)
- $-$  G = (2 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVRdOffTime ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- $Case GpmcFCLKDivider = 0:$
- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup>
- Case GpmcFCLKDivider =  $1$ :
- $G = 0.5$  \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
	- $G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK<sup>(14)</sup> otherwise$
- Case GpmcFCLKDivider = 2:
	- $-$  G = 0.5 \* ADVExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((ADVWrOffTime ClkActivationTime) is a multiple of 3)
	- $-$  G = (1 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVWrOffTime ClkActivationTime 1) is a multiple of 3)
	- $-$  G = (2 + 0.5 \* ADVExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((ADVWrOffTime ClkActivationTime 2) is a multiple of 3)
- (8) For OE falling edge (OE activated) / IO DIR rising edge (Data Bus input direction):
	- Case GpmcFCLKDivider = 0:
		- $H = 0.5$  \* OEExtraDelay \* GPMC\_FCLK<sup>(14)</sup>
		- Case GpmcFCLKDivider =  $1$ :
		- $-$  H = 0.5  $*$  OEExtraDelay  $*$  GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are even)
		- $H = (1 + 0.5 * OEE$ xtraDelay) \* GPMC\_FCLK<sup>(14)</sup> otherwise
	- Case GpmcFCLKDivider =  $2$ :
		- $-$  H = 0.5 \* OEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((OEOnTime ClkActivationTime) is a multiple of 3)
		- $-$  H = (1 + 0.5 \* OEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((OEOnTime ClkActivationTime 1) is a multiple of 3)
		- $-$  H = (2 + 0.5 \* OEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((OEOnTime ClkActivationTime 2) is a multiple of 3)

For OE rising edge (OE deactivated):

 $Case GpmcFCLKDivider = 0:$ 

- $+$  H = 0.5  $*$  OEExtraDelay  $*$  GPMC\_FCLK<sup>(14)</sup>
- Case GpmcFCLKDivider =  $1$ :
- $H = 0.5 * OEE$ xtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are even)
- $-$  H = (1 + 0.5 \* OEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> otherwise

112 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback

#### **www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

Case GpmcFCLKDivider = 2:

**INSTRUMENTS** 

FXAS

- $-$  H = 0.5 \* OEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((OEOffTime ClkActivationTime) is a multiple of 3)
- $-$  H = (1 + 0.5 \* OEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((OEOffTime ClkActivationTime 1) is a multiple of 3)
	- $H = (2 + 0.5 \times \text{OEExt} \cdot \text{DeExt} \cdot \text{DeExt} \cdot \text{DeH} \cdot \$
- (9) For WE falling edge (WE activated):
	- ± Case GpmcFCLKDivider = 0:
		- $I = 0.5$  \* WEExtraDelay \* GPMC\_FCLK<sup>(14)</sup>
	- Case GpmcFCLKDivider = 1:
		- $-$  I = 0.5 \* WEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are even)
			- $I = (1 + 0.5 * WEExtraDelay) * GPMC$  FCLK<sup>(14)</sup> otherwise
	- Case GpmcFCLKDivider = 2:
		- $\text{I} = 0.5$  \* WEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((WEOnTime ClkActivationTime) is a multiple of 3)
		- $-$  I = (1 + 0.5 \* WEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((WEOnTime ClkActivationTime 1) is a multiple of 3)
		- $\bot = (2 + 0.5 \cdot \text{WEExtraDelay}) \cdot \text{GPMC\_FCLK}^{(14)}$  if  $\overline{(\text{WEOnTime} \text{CikActivationTime} 2) \text{ is a multiple of 3)}}$

For WE rising edge (WE deactivated):

- $Case GpmcFCLKDivider = 0$ :
	- $I = 0.5$  \* WEExtraDelay \* GPMC\_FCLK  $(14)$
- Case GpmcFCLKDivider =  $1$ :
- $\frac{1}{2}$  I = 0.5 \* WEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are even)
- $I = (1 + 0.5 * WEExtraDelay) * GPMC$  FCLK $(14)$  otherwise
- Case GpmcFCLKDivider =  $2$ :
	- $\frac{1}{2}$  I = 0.5 \* WEExtraDelay \* GPMC\_FCLK<sup>(14)</sup> if ((WEOffTime ClkActivationTime) is a multiple of 3)
	- $-$  I = (1 + 0.5 \* WEExtraDelay) \* GPMC\_FCLK<sup>(14)</sup> if ((WEOffTime ClkActivationTime 1) is a multiple of 3)
	- $\bot = (2 + 0.5 \cdot \text{WEExtraDelay}) \cdot \text{GPMC\_FCLK}^{(14)}$  if  $(\text{WEOffTime} \text{CikActivationTime} 2)$  is a multiple of 3)
- $(10)$  J = GPMC\_FCLK $(14)$
- (11) In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5. In gpmc\_wait[x], x is equal to 0 or 1.
- $(12)$  P = gpmc\_clk period in ns
- (13) For read:  $K = (ADVRdOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ For write:  $K = (ADVWrOffTime - ADVOnTime)^*$  (TimeParaGranularity + 1)<sup>\*</sup> GPMC\_FCLK<sup>(14)</sup>
- (14) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.
- (15) Related to the gpmc\_clk output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC\_CONFIG1\_CSx configuration register bit field GpmcFCLKDivider.
- (16) The jitter probability density can be approximated by a Gaussian function.

Texas **NSTRUMENTS** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**









**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.

B. In gpmc\_wait[x], x is equal to 0 or 1.

**Figure 5-13. GPMC/NOR Flash**²**Synchronous Burst Read**²**4x16-bit (GpmcFCLKDivider = 0)**

Texas **NSTRUMENTS** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



B. In gpmc\_wait[x], x is equal to 0 or 1.

**Figure 5-14. GPMC/NOR Flash—Synchronous Burst Write—(GpmcFCLKDivider > 0)** 



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.

B. In gpmc\_wait[x], x is equal to 0 or 1.

#### **Figure 5-15. GPMC/Multiplexed NOR Flash**²**Synchronous Burst Read**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



B. In gpmc\_wait[x], x is equal to 0 or 1.

#### **Figure 5-16. GPMC/Multiplexed NOR Flash-Synchronous Burst Write**

118 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **5.4.1.2 GPMC/NOR Flash**²**Asynchronous Mode**

Table 5-17 and Table 5-18 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-17 through Figure 5-22).

#### **Table 5-16. GPMC/NOR Flash Timing Conditions**²**Asynchronous Mode**



### **Table 5-17. GPMC/NOR Flash Internal Timing Parameters**²**Asynchronous Mode(1)(2)**



(1) The internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock.





(1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.

(2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.

- (3) The FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.
- (4)  $P = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(6)</sup>$
- (5)  $H = AccessTime * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(6)</sup>$
- (6) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.

#### **Table 5-19. GPMC/NOR Flash Switching Characteristics**²**Asynchronous Mode**



120 Peripheral Information and Timings Copyright **Copyright Copyright Copyright C**opyright **Copyright** Copyright **Copyright Copyright** Copyright **Copyright** Copyright Copyright Copyright Copyright Copyright Copyright Cop

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

**FXAS** 

**NSTRUMENTS** 

#### **www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

#### **Table 5-19. GPMC/NOR Flash Switching Characteristics**²**Asynchronous Mode (continued)**



(1) For single read: A = (CSRdOffTime – CSOnTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For single write: A = (CSWrOffTime - CSOnTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst read:  $A = (CSRdOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ For burst write:  $A = (CSWrOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ with n being the page burst access number

- (4)  $D = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC\_FCLK<sup>(14)</sup>$
- (5)  $E =$  ((WEOnTime CSOnTime) \* (TimeParaGranularity + 1) + 0.5 \* (WEExtraDelay CSExtraDelay)) \* GPMC\_FCLK<sup>(14)</sup>
- (6)  $F = ((WEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$
- (7)  $G = Cycle2CycleDelay * GPMC_FCLK<sup>(14)</sup>$
- (8)  $I = ((OEOffTime + (n 1) * PageBurstAccessTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay))$ GPMC\_FCLK(14)
- (9)  $J = (CSOnTime * (TimeParaGranularity + 1) + 0.5 * CSExtraDelay) * GPMC FCLK<sup>(14)</sup>$
- (10)  $K = ((ADVOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay CSExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$
- (11) L = ((OEOnTime CSOnTime) \* (TimeParaGranularity + 1) + 0.5 \* (OEExtraDelay CSExtraDelay)) \* GPMC\_FCLK<sup>(14)</sup>

(12) For single read:  $N = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ For single write:  $N = Nc$  y so that  $\sqrt{(Nc)}$  (TimeParaGranularity + 1)  $\sqrt{(Nc)}$  GPMC\_FCLK<sup>(14)</sup> For burst read: N = (RdCycleTime + (n - 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup> For burst write: N = (WrCycleTime + (n - 1) \* PageBurstAccessTime) \* (TimeParaGranularity + 1) \* GPMC\_FCLK<sup>(14)</sup>

- (13) In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.
- (14) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.

<sup>(2)</sup> For reading:  $B = ((ADVRdOffTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - CSExtraDelay)) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - T).$ GPMC\_FCLK<sup>(14)</sup> For writing: B = ((ADVWrOffTime – CSOnTime) \* (TimeParaGranularity + 1) + 0.5 \* (ADVExtraDelay – CSExtraDelay)) \*<br>GPMC\_FCLK<sup>(14)</sup>

<sup>(3)</sup>  $C = ((OEOffTime - CSOnTime)^* (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay - CSExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 



functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field. C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

#### **Figure 5-17. GPMC/NOR Flash**²**Asynchronous Read**²**Single Word**

Texas **INSTRUMENTS** 



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

#### **Figure 5-18. GPMC/NOR Flash-Asynchronous Read-32-bit**

PRODUCTPREVIEW **PRODUCT PREVIEW**







B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.

C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.

D. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

#### **Figure 5-19. GPMC/NOR Flash**²**Asynchronous Read**²**Page Mode 4x16-bit**

# Texas<br>Instruments

# **AM3359, AM3358, AM3357 AM3356, AM3354, AM3352**



# **Figure 5-20. GPMC/NOR Flash-Asynchronous Write-Single Word**



- functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

**Figure 5-21. GPMC / Multiplexed NOR Flash**²**Asynchronous Read**²**Single Word**

**INSTRUMENTS** 

Texas

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

# **XAS STRUMENTS**

# **AM3359, AM3358, AM3357 AM3356, AM3354, AM3352**



**Figure 5-22. GPMC/Multiplexed NOR Flash--Asynchronous Write-Single Word** 

#### **5.4.1.3 GPMC/NAND Flash**²**Asynchronous Mode**

Table 5-21 and Table 5-22 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-23 through Figure 5-26).

#### **Table 5-20. GPMC/NAND Flash Timing Conditions**²**Asynchronous Mode**



#### **Table 5-21. GPMC/NAND Flash Internal Timing Parameters**²**Asynchronous Mode(1)(2)**



(1) Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock.

#### **Table 5-22. GPMC/NAND Flash Timing Requirements**²**Asynchronous Mode**



(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2)  $J = AccessTime * (TimeParaGranularity + 1) * GPMC FCLK<sup>(3)</sup>$ 

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



#### **Table 5-23. GPMC/NAND Flash Switching Characteristics**²**Asynchronous Mode**

(1)  $A = (WEOffTime - WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK<sup>(14)</sup>$ 

(2)  $B = ((WEOnTime - CSOnTime)^* (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay - CSExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 

(3)  $C = ((WEOnTime - ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay - ADVExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 

(4)  $D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup>$ 

(5)  $E = ((WrCycleTime - WEOffTime) * (TimeParaGranularity + 1) - 0.5 * WEExtraDelay) * GPMC_FCLK<sup>(14)</sup>$ 

(6)  $F = ((ADVWrOffTime - WEOfTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - WEExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 

(7)  $G = ((CSWrOffTime - WEOffTime)^* (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay - WEExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 

(8)  $H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK<sup>(14)</sup>$ 

(9)  $I = ((OEOnTime - CSOnTime)^* (TimeParaGranularity + 1) + 0.5^* (OEExtraDelay - CSExtraDelay)) * GPMC_FCLK<sup>(14)</sup>$ 

(10)  $K = (OEOffTime - OECDTime)^* (1 + TimeParaGranularity)^* GPMC_FCLK<sup>(14)</sup>$ 

(11) L = RdCycleTime \* (1 + TimeParaGranularity) \* GPMC\_FCLK $(14)$ 

(12) M = ((CSRdOffTime - OEOffTime) \* (TimeParaGranularity + 1) + 0.5 \* (CSExtraDelay - OEExtraDelay)) \* GPMC\_FCLK<sup>(14)</sup>

(13) In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.

(14) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.



**EXAS** 

**NSTRUMENTS** 

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



GPMC\_FCLK gpmc\_csn[x] gpmc\_be0n\_cle gpmc\_advn\_ale gpmc\_oen gpmc\_wait[x] DAT GNF10 GNF14 GNF15 GNF12 GNF13 gpmc\_ad[15:0] **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

(1) GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.

- (2) GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.
- (3) In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5. In gpmc\_wait[x], x is equal to 0 or 1.





(1) In gpmc\_csn[x], x is equal to 0, 1, 2, 3, 4 or 5.

#### **Figure 5-26. GPMC / NAND Flash--Data Write Cycle**



#### **5.4.2 mDDR(LPDDR)/DDR2/DDR3 Memory Interface**

The device has a dedicated interface to mDDR(LPDDR), DDR2, and DDR3 SDRAM. It supports JEDEC standard compliant mDDR(LPDDR), DDR2, and DDR3 SDRAM devices with a 16-bit data path to external SDRAM memory.

For more details on the mDDR(LPDDR)/DDR2/DDR3 memory interface, see the EMIF chapter of the AM335x Sitara ARM Cortex A-8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73).

#### **5.4.2.1 mDDR(LPDDR) Routing Guidelines**

It is common to find industry references to mobile double data rate (mDDR) when discussing JEDEC defined low-power double-data rate (LPDDR) memory devices. The following guidelines use LPDDR when referencing JEDEC defined low-power double-data rate memory devices.

#### **5.4.2.1.1 Board Designs**

TI only supports board designs that follow the guidelines outlined in this document. The switching characteristics and the timing diagram for the LPDDR memory interface are shown in Table 5-24 and Figure 5-27.

**Table 5-24. Switching Characteristics Over Recommended Operating Conditions for LPDDR Memory Interface**

NO.	AMI	<b>MIN</b>	<b>MAX</b>	. UNI.
	CKn DDR $\alpha$ K Cvcle time ._CKn) $L_{C}$ (DDR CK/DDR <u>-</u> $\overline{\phantom{a}}$			ns __

(1) The JEDEC JESD209B specification only defines the maximum clock period for LPDDR333 and faster speed bin LPDDR memory devices. To determine the maximum clock period, see the respective LPDDR memory data sheet.



**Figure 5-27. LPDDR Memory Interface Clock Timing**

#### **5.4.2.1.2 LPDDR Interface**

This section provides the timing specification for the LPDDR interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable LPDDR memory system without the need for a complex timing closure process. For more information regarding the guidelines for using this LPDDR specification, see the Understanding TI's PCB Routing Rule-Based DDR Timing Specification application report (literature number SPRAAV0). This application report provides generic guidelines and approach. All the specifications provided in the data manual take precedence over the generic guidelines and must be adhered to for a reliable LPDDR interface operation.

#### **5.4.2.1.2.1 LPDDR Interface Schematic**

Figure 5-28 shows the schematic connections for 16-bit interface on AM335x device using one x16 LPDDR device. The AM335x LPDDR memory interface only supports 16-bit wide mode of operation. The AM335x device can only source one load connected to the DQS[x] and DQ[x] net class signals and one load connected to the CK and ADDR\_CTRL net class signals. For more information related to net classes, see Section 5.4.2.1.2.8.

132 Peripheral Information and Timings Copyright **Copyright Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



- 
- A. Enable internal weak pulldown on these pins. For details, see the EMIF chapter of the AM335x Sitara ARM Cortex A-8 Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73).
- B. For all the termination requirements, see Section 5.4.2.1.2.9.

#### **Figure 5-28. 16-Bit LPDDR Interface Using One 16-Bit LPDDR Device**

#### **5.4.2.1.2.2 Compatible JEDEC LPDDR Devices**

Table 5-25 shows the parameters of the JEDEC LPDDR devices that are compatible with this interface. Generally, the LPDDR interface is compatible with x16 LPDDR400 speed grade LPDDR devices.

#### **Table 5-25. Compatible JEDEC LPDDR Devices (Per Interface)(1)**



(1) If the LPDDR interface is operated with a clock frequency less than 200 MHz, lower-speed grade LPDDR devices may be used if the minimum clock period specified for the LPDDR device is less than or equal to the minimum clock period selected for the AM335x LPDDR interface.

#### **5.4.2.1.2.3 PCB Stackup**

The minimum stackup required for routing the AM335x device is a four-layer stackup as shown in Table 5-26. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.



#### **Table 5-26. Minimum PCB Stackup(1)**

(1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in the power plane.

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

**RUMENTS** 





**Table 5-27. PCB Stackup Specifications(1)**

(1) For the LPDDR device BGA pad size, see the LPDDR device manufacturer documentation.

(2) A 20/10 via may be used if enough power routing resources are available. An 18/10 via allows for more flexible power routing to the AM335x device.

(3) Zo is the nominal singled-ended impedance selected for the PCB.

(4) This parameter specifies the AC characteristic impedance tolerance for each segment of a PCB signal trace relative to the chosen Zo defined by the single-ended impedance parameter.

(5) Tighter impedance control is required to ensure flight time skew is minimal.



#### **5.4.2.1.2.4 Placement**

Figure 5-29 shows the required placement for the LPDDR devices. The dimensions for this figure are defined in Table 5-28. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For single-memory LPDDR systems, the second LPDDR device is omitted from the placement.



#### **Figure 5-29. AM335x Device and LPDDR Device Placement**

#### **Table 5-28. Placement Specifications(1)**



(1) LPDDR keepout region to encompass entire LPDDR routing area.

(2) For dimension definitions, see Figure 5-29.

(3) Measurements from center of AM335x device to center of LPDDR device.

(4) For single-memory systems, it is recommended that Y offset be as small as possible.

(5) w is defined as the signal trace width.

(6) Non-LPDDR signals allowed within LPDDR keepout region provided they are separated from LPDDR routing layers by a ground plane.



**www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

#### **5.4.2.1.2.5 LPDDR Keepout Region**

The region of the PCB used for the LPDDR circuitry must be isolated from other signals. The LPDDR keepout region is defined for this purpose and is shown in Figure 5-30. This region should encompass all LPDDR circuitry and the region size varies with component placement and LPDDR routing. Additional clearances required for the keepout region are shown in Table 5-28. Non-LPDDR signals should not be routed on the same signal layer as LPDDR signals within the LPDDR keepout region. Non-LPDDR signals may be routed in the region provided they are routed on layers separated from LPDDR signal layers by a ground layer. No breaks should be allowed in the reference ground or VDDS\_DDR power plane in this region. In addition, the VDDS\_DDR power plane should cover the entire keepout region.



**Figure 5-30. LPDDR Keepout Region**

#### **5.4.2.1.2.6 Bulk Bypass Capacitors**

Bulk bypass capacitors are required for moderate speed bypassing of the LPDDR and other circuitry. Table 5-29 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the AM335x LPDDR interface and LPDDR device(s). Additional bulk bypass capacitance may be needed for other circuitry.

#### **Table 5-29. Bulk Bypass Capacitors(1)**



(1) These devices should be placed near the device they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors.

(2) Only used when two LPDDR devices are used.

# **EXAS STRUMENTS**

#### **5.4.2.1.2.7 High-Speed Bypass Capacitors**

High-speed (HS) bypass capacitors are critical for proper LPDDR interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, AM335x/LPDDR power, and AM335x/LPDDR ground connections. Table 5-30 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB.

#### **Table 5-30. High-Speed Bypass Capacitors**



(1) LxW, 10-mil units; i.e., a 0402 is a 40x20-mil surface-mount capacitor.

(2) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.

(3) These devices should be placed as close as possible to the device being bypassed.

(4) Per LPDDR device.

#### **5.4.2.1.2.8 Net Classes**

Table 5-31 lists the clock net classes for the LPDDR interface. Table 5-32 lists the signal net classes, and associated clock net classes, for the signals in the LPDDR interface. These net classes are used for the termination and routing rules that follow.



#### **Table 5-31. Clock Net Class Definitions**

#### **Table 5-32. Signal Net Class Definitions**





#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **5.4.2.1.2.9 LPDDR Signal Termination**

There is no specific need for adding terminations on the LPDDR interface. However, system designers may evaluate the need for serial terminators for EMI and overshoot reduction. Placement of serial terminations for DQS[x] and DQ[x] net class signals should be determined based on PCB analysis. Placement of serial terminations for ADDR\_CTRL net class signals should be close to the AM335x device. Table 5-33 shows the specifications for the serial terminators in such cases.





(1) Only series termination is permitted.

(2) Zo is the LPDDR PCB trace characteristic impedance.

(3) Series termination values larger than typical only recommended to address EMI issues.

(4) Series termination values should be uniform across net class.



#### **5.4.2.1.3 LPDDR CK and ADDR\_CTRL Routing**

Figure 5-31 shows the topology of the routing for the CK and ADDR\_CTRL net classes. The length of signal path AB and AC should be minimized with emphasis to minimize lengths C and D such that length A is the majority of the total length of signal path AB and AC.



**Figure 5-31. CK and ADDR\_CTRL Routing and Topology**





(1) CK represents the clock net class, and ADDR\_CTRL represents the address and control signal net class.

(2) Series terminator, if used, should be located closest to the AM335x device.

(3) Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-27.

(4) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

(5) CACLM is the longest Manhattan distance of the CK and ADDR\_CTRL net classes.



**www.ti.com** SPRS717B −OCTOBER 2011 − REVISED JANUARY 2012

Figure 5-32 shows the topology and routing for the DQS[x] and DQ[x] net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.



### **Figure 5-32. DQS[x] and DQ[x] Routing and Topology**

#### **Table 5-35. DQS[x] and DQ[x] Routing Specification(1)**



(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.

(2) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

(3) There is no requirement, and it is not recommended, to skew match between data bytes; i.e., from net classes DQS0 and DQ0 to net classes DQS1 and DQ1.

(4) Signals from one DQ net class should be considered other LPDDR traces to another DQ net class.

(5) DQLM is the longest Manhattan distance of each of the DQS[x] and DQ[x] net classes.



#### **5.4.2.2 DDR2 Routing Guidelines**

#### **5.4.2.2.1 Board Designs**

TI only supports board designs that follow the guidelines outlined in this document. The switching characteristics and the timing diagram for the DDR2 memory interface are shown in Table 5-36 and Figure 5-33.

#### **Table 5-36. Switching Characteristics Over Recommended Operating Conditions for DDR2 Memory Interface**



The JEDEC JESD79-2F specification defines the maximum clock period of 8 ns for all standard-speed bin DDR2 memory devices. Therefore, all standard-speed bin DDR2 memory devices are required to operate at 125 MHz.



**Figure 5-33. DDR2 Memory Interface Clock Timing**

#### **5.4.2.2.2 DDR2 Interface**

This section provides the timing specification for the DDR2 interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable DDR2 memory system without the need for a complex timing closure process. For more information regarding the guidelines for using this DDR2 specification, see the Understanding TI's PCB Routing Rule-Based DDR Timing Specification application report (literature number SPRAAV0). This application report provides generic guidelines and approach. All the specifications provided in the data manual take precedence over the generic guidelines and must be adhered to for a reliable DDR2 interface operation.

#### **5.4.2.2.2.1 DDR2 Interface Schematic**

Figure 5-34 shows the schematic connections for 16-bit interface on AM335x device using one x16 DDR2 device and Figure 5-35 shows the schematic connections for 16-bit interface on AM335x using two x8 DDR2 devices. The AM335x DDR2 memory interface only supports 16-bit wide mode of operation. The AM335x device can only source one load connected to the DQS[x] and DQ[x] net class signals and two loads connected to the CK and ADDR\_CTRL net class signals. For more information related to net classes, see Section 5.4.2.2.2.8.



#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. VDDS DDR is the power supply for the DDR2 memories and the AM335x DDR2 interface.

B. One of these capacitors can be eliminated if the divider and its capacitors are placed near a DDR\_VREF pin.

C. For all the termination requirements, see Section 5.4.2.2.2.9.

#### **Figure 5-34. 16-Bit DDR2 Interface Using One 16-Bit DDR2 Device**

Texas **INSTRUMENTS** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



- A. VDDS\_DDR is the power supply for the DDR2 memories and the AM335x DDR2 interface.
- B. One of these capacitors can be eliminated if the divider and its capacitors are placed near a DDR\_VREF pin.
- C. For all the termination requirements, see Section 5.4.2.2.2.9.

#### **Figure 5-35. 16-Bit DDR2 Interface Using Two 8-Bit DDR2 Devices**


**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **5.4.2.2.2.2 Compatible JEDEC DDR2 Devices**

Table 5-37 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface. Generally, the DDR2 interface is compatible with x16 or x8 DDR2-533 speed grade DDR2 devices.





(1) If the DDR2 interface is operated with a clock frequency less than 266 MHz, lower-speed grade DDR2 devices may be used if the minimum clock period specified for the DDR2 device is less than or equal to the minimum clock period selected for the AM335x DDR2 interface.

(2) Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backwards compatibility.

(3) 92-terminal devices are also supported for legacy reasons. New designs will migrate to 84-terminal DDR2 devices. Electrically, the 92 and 84-terminal DDR2 devices are the same.

### **5.4.2.2.2.3 PCB Stackup**

The minimum stackup required for routing the AM335x device is a four-layer stackup as shown in Table 5-38. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.



# **Table 5-38. Minimum PCB Stackup(1)**

(1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in the power plane.

Complete stackup specifications are provided in Table 5-39.





(1) For the DDR2 device BGA pad size, see the DDR2 device manufacturer documentation.

(2) A 20/10 via may be used if enough power routing resources are available. An 18/10 via allows for more flexible power routing to the AM335x device.

(3) Zo is the nominal singled-ended impedance selected for the PCB.

(4) This parameter specifies the AC characteristic impedance tolerance for each segment of a PCB signal trace relative to the chosen Zo defined by the single-ended impedance parameter.

(5) Tighter impedance control is required to ensure flight time skew is minimal.



**www.ti.com** SPRS717B +OCTOBER 2011 +REVISED JANUARY 2012

#### **5.4.2.2.2.4 Placement**

Figure 5-36 shows the required placement for the DDR2 devices. The dimensions for this figure are defined in Table 5-40. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For single-memory DDR2 systems, the second DDR2 device is omitted from the placement.



# **Figure 5-36. AM335x Device and DDR2 Device Placement**

#### **Table 5-40. Placement Specifications(1)**



(1) DDR2 keepout region to encompass entire DDR2 routing area.

(2) For dimension definitions, see Figure 5-36.

(3) Measurements from center of AM335x device to center of DDR2 device.

(4) For single-memory systems, it is recommended that Y offset be as small as possible.

(5) w is defined as the signal trace width.

(6) Non-DDR2 signals allowed within DDR2 keepout region provided they are separated from DDR2 routing layers by a ground plane.

Downloaded from Datasheet.su



## **5.4.2.2.2.5 DDR2 Keepout Region**

The region of the PCB used for the DDR2 circuitry must be isolated from other signals. The DDR2 keepout region is defined for this purpose and is shown in Figure 5-37. This region should encompass all DDR2 circuitry and the region size varies with component placement and DDR2 routing. Additional clearances required for the keepout region are shown in Table 5-40. Non-DDR2 signals should not be routed on the same signal layer as DDR2 signals within the DDR2 keepout region. Non-DDR2 signals may be routed in the region provided they are routed on layers separated from DDR2 signal layers by a ground layer. No breaks should be allowed in the reference ground or VDDS\_DDR power plane in this region. In addition, the VDDS\_DDR power plane should cover the entire keepout region.



**Figure 5-37. DDR2 Keepout Region**

### **5.4.2.2.2.6 Bulk Bypass Capacitors**

Bulk bypass capacitors are required for moderate speed bypassing of the DDR2 and other circuitry. Table 5-41 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the AM335x DDR2 interface and DDR2 device(s). Additional bulk bypass capacitance may be needed for other circuitry.





(1) These devices should be placed near the device they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors.

(2) Only used when two DDR2 devices are used.



#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **5.4.2.2.2.7 High-Speed Bypass Capacitors**

High-speed (HS) bypass capacitors are critical for proper DDR2 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, AM335x/DDR2 power, and AM335x/DDR2 ground connections. Table 5-42 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB.

# **Table 5-42. High-Speed Bypass Capacitors**



(1) LxW, 10-mil units; i.e., a 0402 is a 40x20-mil surface-mount capacitor.

(2) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.

(3) These devices should be placed as close as possible to the device being bypassed.

(4) Per DDR2 device.

#### **5.4.2.2.2.8 Net Classes**

Table 5-43 lists the clock net classes for the DDR2 interface. Table 5-44 lists the signal net classes, and associated clock net classes, for the signals in the DDR2 interface. These net classes are used for the termination and routing rules that follow.



## **Table 5-43. Clock Net Class Definitions**







# **5.4.2.2.2.9 DDR2 Signal Termination**

Signal terminations are required on the CK and ADDR\_CTRL net class signals. Serial terminations should be used on the CK and ADDR\_CTRL lines and is the preferred termination scheme. On-device terminations (ODTs) are required on the DQS[x] and DQ[x] net class signals. They should be enabled to ensure signal integrity. Table 5-45 shows the specifications for the series terminators. Placement of serial terminations for ADDR\_CTRL net class signals should be close to the AM335x device.

# **Table 5-45. DDR2 Signal Terminations**



(1) Only series termination is permitted.

(2) Series termination values larger than typical only recommended to address EMI issues.

(3) Series termination values should be uniform across net class.

(4) Zo is the DDR2 PCB trace characteristic impedance.

(5) No external termination resistors are allowed and ODT must be used for these net classes.

If the DDR2 interface is operated at a lower frequency (200-MHz clock rate), on-device terminations are not specifically required for the DQS[x] and DQ[x] net class signals and serial terminations for the CK and ADDR\_CTRL net class signals are not mandatory. System designers may evaluate the need for serial terminators for EMI and overshoot reduction. Placement of serial terminations for DQS[x] and DQ[x] net class signals should be determined based on PCB analysis. Placement of serial terminations for ADDR CTRL net class signals should be close to the AM335x device. Table 5-46 shows the specifications for the serial terminators in such cases.

# **Table 5-46. Lower-Frequency DDR2 Signal Terminations**



(1) Only series termination is permitted.

(2) Zo is the DDR2 PCB trace characteristic impedance.

(3) Series termination values larger than typical only recommended to address EMI issues.

(4) Series termination values should be uniform across net class.



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **5.4.2.2.2.10 DDR\_VREF Routing**

DDR\_VREF is used as a reference by the input buffers of the DDR2 memories as well as the AM335x device. DDR\_VREF is intended to be half the DDR2 power supply voltage and should be created using a resistive divider as shown in Figure 5-34 and Figure 5-35. Other methods of creating DDR\_VREF are not recommended. Figure 5-38 shows the layout guidelines for DDR\_VREF.



**Figure 5-38. DDR\_VREF Routing and Topology**



# **5.4.2.2.3 DDR2 CK and ADDR\_CTRL Routing**

Figure 5-39 shows the topology of the routing for the CK and ADDR\_CTRL net classes. The length of signal path AB and AC should be minimized with emphasis to minimize lengths C and D such that length A is the majority of the total length of signal path AB and AC.



**Figure 5-39. CK and ADDR\_CTRL Routing and Topology**





(1) CK represents the clock net class, and ADDR\_CTRL represents the address and control signal net class.

(2) Series terminator, if used, should be located closest to the AM335x device.

- (3) Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-39.
- (4) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- (5) CACLM is the longest Manhattan distance of the CK and ADDR\_CTRL net classes.

Figure 5-40 shows the topology and routing for the DQS[x] and DQ[x] net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.



**Figure 5-40. DQS[x] and DQ[x] Routing and Topology**

152 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **Table 5-48. DQS[x] and DQ[x] Routing Specification(1)**



(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.

(2) Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-39.

(3) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

(4) There is no requirement, and it is not recommended, to skew match between data bytes; i.e., from net classes DQS0 and DQ0 to net classes DQS1 and DQ1.

(5) Signals from one DQ net class should be considered other DDR2 traces to another DQ net class.

(6) DQLM is the longest Manhattan distance of each of the DQS[x] and DQ[x] net classes.

## **5.4.2.3 DDR3 Routing Guidelines**

#### **5.4.2.3.1 Board Designs**

TI only supports board designs utilizing DDR3 memory that follow the guidelines in this document. The switching characteristics and timing diagram for the DDR3 memory interface are shown in Table 5-49 and Figure 5-41.

# **Table 5-49. Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory Interface**



(1) The JEDEC JESD79-3E specification defines the maximum clock period of 3.3 ns for all standard-speed bin DDR3 memory devices. Therefore, all standard-speed bin DDR3 memory devices are required to operate at 303 MHz.



**Figure 5-41. DDR3 Memory Interface Clock Timing**

# **5.4.2.3.1.1 DDR3 versus DDR2**

This specification only covers AM335x PCB designs that utilize DDR3 memory. Designs using DDR2 memory should use the DDR2 routing guidleines described in Section 5.4.2.2. While similar, the two memory systems have different requirements. It is currently not possible to design one PCB that meets the requirements of both DDR2 and DDR3.

# **5.4.2.3.2 DDR3 Device Combinations**

Since there are several possible combinations of device counts and single-side or dual-side mounting, Table 5-50 summarizes the supported device configurations.

<b>NUMBER OF DDR3 DEVICES</b>	<b>DDR3 DEVICE WIDTH (BITS)</b>	<b>MIRRORED?</b>	<b>DDR3 EMIF WIDTH (BITS)</b>
		v	

**Table 5-50. Supported DDR3 Device Combinations**

(1) Two DDR3 devices are mirrored when one device is placed on the top of the board and the second device is placed on the bottom of the board.

# **5.4.2.3.3 DDR3 Interface**

# **5.4.2.3.3.1 DDR3 Interface Schematic**

The DDR3 interface schematic varies, depending upon the width of the DDR3 devices used. Figure 5-42 shows the schematic connections for 16-bit interface on AM335x device using one x16 DDR3 device and Figure 5-43 shows the schematic connections for 16-bit interface on AM335x device using two x8 DDR3 devices. The AM335x DDR3 memory interface only supports 16-bit wide mode of operation. The AM335x device can only source one load connected to the DQS[x] and DQ[x] net class signals and two loads connected to the CK and ADDR\_CTRL net class signals. For more information related to net classes, see Section 5.4.2.3.3.8.



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012





SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

**INSTRUMENTS** 

Texas





156 Peripheral Information and Timings Copyright **Copyright Copyright Copyright C**opyright **Copyright** Copyright **Copyright Copyright** Copyright **Copyright** Copyright Copyright Copyright Copyright Copyright Copyright Cop



#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

## **5.4.2.3.3.2 Compatible JEDEC DDR3 Devices**

Table 5-51 shows the parameters of the JEDEC DDR3 devices that are compatible with this interface. Generally, the DDR3 interface is compatible with DDR3-800 devices in the x8 or x16 widths.

## **Table 5-51. Compatible JEDEC DDR3 Devices (Per Interface)**



(1) DDR3 speed grade depends on desired clock rate. Data rate is 2x the clock rate. For DDR3-800, the clock rate is 400 MHz.

(2) For valid DDR3 device configurations and device counts, see Section 5.4.2.3.3.1, Figure 5-42, and Figure 5-43.

#### **5.4.2.3.3.3 PCB Stackup**

The minimum stackup for routing the DDR3 interface is a four-layer stack up as shown in Table 5-52. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance signal integrity and electromagnetic interference performance, or to reduce the size of the PCB footprint.



# **Table 5-52. Minimum PCB Stackup(1)**

(1) All signals that have critical signal integrity requirements should be routed first on layer 1. It may not be possible to route all of these signals on layer 1 which requires some to be routed on layer 4. When this is done, the signal routes on layer 4 should not cross splits in the power plane.

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



# **Table 5-53. PCB Stackup Specifications(1)**



(1) For the DDR3 device BGA pad size, see the DDR3 device manufacturer documentation.

(2) Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer return current as the trace routes switch routing layers.

(3) No traces should cross reference plane cuts within the DDR3 routing region. High-speed signal traces crossing reference plane cuts create large return current paths which can lead to excessive crosstalk and EMI radiation.

(4) Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.

(5) An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available for power routing. An 18-mil pad is required for minimum layer count escape.

(6) Zo is the nominal singled-ended impedance selected for the PCB.

(7) This parameter specifies the AC characteristic impedance tolerance for each segment of a PCB signal trace relative to the chosen Zo defined by the single-ended impedance parameter.

(8) Tighter impedance control is required to ensure flight time skew is minimal.



**www.ti.com** SPRS717B +OCTOBER 2011 +REVISED JANUARY 2012

# **5.4.2.3.3.4 Placement**

Figure 5-44 shows the required placement for the AM335x device as well as the DDR3 devices. The dimensions for this figure are defined in Table 5-54. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space.



**Figure 5-44. Placement Specifications**





(1) DDR3 keepout region to encompass entire DDR3 routing area.

(2) For dimension definitions, see Figure 5-44.

(3) Measurements from center of AM335x device to center of DDR3 device.

(4) Minimizing X1 and Y improves timing margins.

(5) w is defined as the signal trace width.

(6) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.



# **5.4.2.3.3.5 DDR3 Keepout Region**

The region of the PCB used for DDR3 circuitry must be isolated from other signals. The DDR3 keepout region is defined for this purpose and is shown in Figure 5-45. This region should encompass all DDR3 circuitry and the region size varies with component placement and DDR3 routing. Additional clearances required for the keepout region are shown in Table 5-54. Non-DDR3 signals should not be routed on the same signal layer as DDR3 signals within the DDR3 keepout region. Non-DDR3 signals may be routed in the region provided they are routed on layers separated from DDR3 signal layers by a ground layer. No breaks should be allowed in the reference ground or VDDS\_DDR power plane in this region. In addition, the VDDS\_DDR power plane should cover the entire keepout region.



**Figure 5-45. DDR3 Keepout Region**

# **5.4.2.3.3.6 Bulk Bypass Capacitors**

Bulk bypass capacitors are required for moderate speed bypassing of the DDR3 and other circuitry. Table 5-55 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the AM335x DDR3 interface and DDR3 device(s). Additional bulk bypass capacitance may be needed for other circuitry.





(1) These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors and DDR3 signal routing.

(2) Only used when two DDR3 devices are used.



#### **www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

# **5.4.2.3.3.7 High-Speed Bypass Capacitors**

High-speed (HS) bypass capacitors are critcal for proper DDR3 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, AM335x/DDR3 power, and AM335x/DDR3 ground connections. Table 5-56 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB. Generally speaking, it is good to:

- 1. Fit as many HS bypass capacitors as possible.
- 2. Minimize the distance from the bypass cap to the power terminals being bypassed.
- 3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
- 4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest hole size via possible.
- 5. Minimize via sharing. Note the limites on via sharing shown in Table 5-56.



# **Table 5-56. High-Speed Bypass Capacitors**

(1) LxW, 10-mil units, i.e., a 0402 is a 40x20-mil surface-mount capacitor.

(2) Closer/shorter is better.

(3) Measured from the nearest AM335x VDDS\_DDR and ground terminal to the center of the capacitor package.

(4) Three of these capacitors should be located underneath the AM335x device, between the cluster of VDDS\_DDR and ground terminals, between the DDR3 interfaces on the package.

- (5) Measured from the DDR3 device power/ground terminal to the center of the capacitor package.
- (6) Per DDR3 device.
- (7) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of vias is permitted on the same side of the board.
- (8) An HS bypass capacitor may share a via with a DDR3 device mounted on the same side of the PCB. A wide trace should be used for the connection and the length from the capacitor pad to the DDR3 device pad should be less than 150 mils.
- (9) Up to a total of two pairs of DDR3 power/ground terminals may share a via.

# **5.4.2.3.3.7.1 Return Current Bypass Capacitors**

Use additional bypass capacitors if the return current reference plane changes due to DDR3 signals hopping from one signal layer to another. The bypass capacitor here provides a path for the return current to hop planes along with the signal. As many of these return current bypass capacitors should be used as possible. Since these are returns for signal current, the signal via size may be used for these capacitors.

# **5.4.2.3.3.8 Net Classes**

Table 5-57 lists the clock net classes for the DDR3 interface. Table 5-58 lists the signal net classes, and associated clock net classes, for signals in the DDR3 interface. These net classes are used for the termination and routing rules that follow.

Copyright © 2011–2012, Texas Instruments Incorporated Copyright and Timings 161

# **Table 5-57. Clock Net Class Definitions**



# **Table 5-58. Signal Net Class Definitions**



# **5.4.2.3.3.9 DDR3 Signal Termination**

Signal terminations are required for the CK and ADDR\_CTRL net class signals. On-device terminations (ODTs) are required on the DQS[x] and DQ[x] net class signals. Detailed termination specifications are covered in the routing rules in the following sections.

# **5.4.2.3.3.10 DDR\_VREF Routing**

DDR\_VREF is used as a reference by the input buffers of the DDR3 memories as well as the AM335x device. DDR\_VREF is intended to be half the DDR3 power supply voltage and is typically generated with a voltage divider connected to the VDDS\_DDR power supply. It should be routed as a nominal 20-mil wide trace with 0.1 µF bypass capacitors near each device connection. Narrowing of DDR\_VREF is allowed to accommodate routing congestion.

# **5.4.2.3.3.11 VTT**

Like DDR\_VREF, the nominal value of the VTT supply is half the DDR3 supply voltage. Unlike DDR\_VREF, VTT is expected to source and sink current, specifically the termination current for the ADDR\_CTRL net class Thevinen terminators. VTT is needed at the end of the address bus and it should be routed as a power sub-plane. VTT should be bypassed near the terminator resistors.

# **5.4.2.3.4 DDR3 CK and ADDR\_CTRL Topologies and Routing Definition**

The CK and ADDR CTRL net classes are routed similarly and are length matched to minimize skew between them. CK is a bit more complicated because it runs at a higher transition rate and is differential. The following subsections show the topology and routing for various DDR3 configurations for CK and ADDR\_CTRL. The figures in the following subsections define the terms for the routing specification detailed in Table 5-59.

# **5.4.2.3.4.1 Two DDR3 Devices**

Two DDR3 devices are supported on the DDR3 interface consisting of two x8 DDR3 devices arranged as one 16-bit bank. These two devices may be mounted on a single side of the PCB, or may be mirrored in a pair to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

# **5.4.2.3.4.1.1 CK and ADDR\_CTRL Topologies, Two DDR3 Devices**

Figure 5-46 shows the topology of the CK net classes and Figure 5-47 shows the topology for the corresponding ADDR\_CTRL net classes.



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



DDR3 Address/Control Input Buffers



**Figure 5-47. ADDR\_CTRL Topology for Two DDR3 Devices**

# **5.4.2.3.4.1.2 CK and ADDR\_CTRL Routing, Two DDR3 Devices**

Figure 5-48 shows the CK routing for two DDR3 devices placed on the same side of the PCB. Figure 5-49 shows the corresponding ADDR\_CTRL routing.

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





**Figure 5-48. CK Routing for Two Single-Side DDR3 Devices**



**Figure 5-49. ADDR\_CTRL Routing for Two Single-Side DDR3 Devices**

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

To save PCB space, the two DDR3 memories may be mounted as a mirrored pair at a cost of increased routing and assembly complexity. Figure 5-50 and Figure 5-51 show the routing for CK and ADDR\_CTRL, respectively, for two DDR3 devices mirrored in a single-pair configuration.



**Figure 5-50. CK Routing for Two Mirrored DDR3 Devices**



**Figure 5-51. ADDR\_CTRL Routing for Two Mirrored DDR3 Devices**

Downloaded from Datasheet.su



## **5.4.2.3.4.2 One DDR3 Device**

A single DDR3 device is supported on the DDR3 interface consisting of one x16 DDR3 device arranged as one 16-bit bank.

## **5.4.2.3.4.2.1 CK and ADDR\_CTRL Topologies, One DDR3 Device**

Figure 5-52 shows the topology of the CK net classes and Figure 5-53 shows the topology for the corresponding ADDR\_CTRL net classes.





# **Figure 5-52. CK Topology for One DDR3 Device**

DDR3 Address/Control Input Buffers



**Figure 5-53. ADDR\_CTRL Topology for One DDR3 Device**

Texas

**INSTRUMENTS** 

#### **www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

#### **5.4.2.3.4.2.2 CK and ADDR/CTRL Routing, One DDR3 Device**

Figure 5-54 shows the CK routing for one DDR3 device. Figure 5-55 shows the corresponding ADDR\_CTRL routing.



**Figure 5-54. CK Routing for One DDR3 Device**



**Figure 5-55. ADDR\_CTRL Routing for One DDR3 Device**

## **5.4.2.3.5 Data Topologies and Routing Definition**

No matter the number of DDR3 devices used, the data line topology is always point to point, so its definition is simple.

## **5.4.2.3.5.1 DQS[x] and DQ[x] Topologies, Any Number of Allowed DDR3 Devices**

DQS[x] lines are point-to-point differential, and DQ[x] lines are point-to-point singled ended. Figure 5-56 and Figure 5-57 show these topologies.

Copyright © 2011-2012, Texas Instruments Incorporated **Peripheral Information and Timings** 167

**PRODUCT PREVIEW**

PRODUCTPREVIEW

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





# **5.4.2.3.5.2 DQS[x] and DQ[x] Routing, Any Number of Allowed DDR3 Devices**

Figure 5-58 and Figure 5-59 show the DQS[x] and DQ[x] routing.



**Figure 5-58. DQS[x] Routing With Any Number of Allowed DDR3 Devices**



# **Figure 5-59. DQ[x] Routing With Any Number of Allowed DDR3 Devices**

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

#### **5.4.2.3.6 Routing Specification**

#### **5.4.2.3.6.1 CK and ADDR\_CTRL Routing Specification**

Skew within the CK and ADDR\_CTRL net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. A metric to establish this maximum length is Manhattan distance. The Manhattan distance between two points on a PCB is the length between the points when connecting them only with horizontal or vertical segments. A reasonable trace route length is to within a percentage of its Manhattan distance. CACLM is defined as Clock Address Control Longest Manhattan distance.

Given the clock and address pin locations on the AM335x device and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 5-60 shows this distance for two loads. It is from this distance that the specifications on the lengths of the transmission lines for the address bus are determined. CACLM is determined similarly for other address bus configurations; i.e., it is based on the longest net of the CK/ADDR\_CTRL net class. For CK and ADDR\_CTRL routing, these specifications are contained in Table 5-59.



A. It is very likely that the longest CK/ADDR\_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3 memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that satisfies this criteria and use as the baseline for CK/ADDR\_CTRL skew matching and length control.

The length of shorter CK/ADDR\_CTRL stubs as well as the length of the terminator stub are not included in this length calculation. Non-included lengths are grayed out in the figure.

Assuming A8 is the longest, CALM = CACLMY + CACLMX + 300 mils. The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.

# **Figure 5-60. CACLM for Two Address Loads on One Side of PCB**





Copyright © 2011-2012, Texas Instruments Incorporated Companies Copyright Copyright © 2011-2012, Texas Instruments Incorporated Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copy

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

# **Table 5-59. CK and ADDR\_CTRL Routing Specification(1)(2)(3) (continued)**



(1) CK represents the clock net class, and ADDR\_CTRL represents the address and control signal net class.

(2) The use of vias should be minimized.

- (3) Additional bypass capacitors are required when using the VDDS\_DDR plane as the reference plane to allow the return current to jump between the VDDS\_DDR plane and the ground plane when the net class switches layers at a via.
- (4) Mirrored configuration (one DDR3 device on top of the board and one DDR3 device on the bottom).
- (5) Non-mirrored configuration (all DDR3 memories on same side of PCB).
- (6) While this length can be increased for convenience, its length should be minimized.
- (7) ADDR\_CTRL net class only (not CK net class). Minimizing this skew is recommended, but not required.
- (8) CK net class only.
- (9) CACLM is the longest Manhattan distance of the CK and ADDR\_CTRL net classes + 300 mils. For definition, see Section 5.4.2.3.6.1 and Figure 5-60.
- (10) Center-to-center spacing is allowed to fall to minimum (w) for up to 1250 mils of routed length.
- (11) Signals from one DQ net class should be considered other DDR3 traces to another DQ net class.
- (12) CK spacing set to ensure proper differential impedance.
- (13) Source termination (series resistor at driver) is specifically not allowed.
- (14) Termination values should be uniform across the net class.

# **5.4.2.3.6.2 DQS[x] and DQ[x] Routing Specification**

Skew within the DQS[x] and DQ[x] net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. DQLMn is defined as DQ Longest Manhattan distance n, where n is the byte number. For a 16-bit interface, there are two DQLMs, DQLM0-DQLM1.

# **NOTE**

It is not required, nor is it recommended, to match the lengths across all bytes. Length matching is only required within each byte.

Given the DQS[x] and DQ[x] pin locations on the AM335x device and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 5-61 shows this distance for a two-load case. It is from this distance that the specifications on the lengths of the transmission lines for the data bus are determined. For DQS[x] and DQ[x] routing, these specifications are contained in Table 5-60.

170 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

**PRODUCT PREVIEW**

**PRODUCTARISMS** 



**PRODUCT PREVIEW**

PRODUCTPREVIEW





There are two DQLMs, one for each byte (16-bit interface). Each DQLM is the longest Manhattan distance of the byte; therefore:

DQLM0 = DQLMX0 + DQLMY0 DQLM1 = DQLMX1 + DQLMY1

## **Figure 5-61. DQLM for Any Number of Allowed DDR3 Devices**





(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.

(2) External termination disallowed. Data termination should use built-in ODT functionality.

(3) DQLMn is the longest Manhattan distance of a byte. For definition, see Section 5.4.2.3.6.2 and Figure 5-61.

(4) DQLM0 is the longest Manhattan length for the DQ0 net class.

(5) DQLM1 is the longest Manhattan length for the DQ1 net class.

(6) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.

(7) Each DQS clock net class is length matched to its associated DQ signal net class.

(8) Center-to-center spacing is allowed to fall to minimum for up to 1250 mils of routed length.

(9) Other DDR3 trace spacing means signals that are not part of the same DQ[x] signal net class.

(10) This applies to spacing within same DQ[x] signal net class.

(11) DQS[x] pair spacing is set to ensure proper differential impedance.



# **5.5 LCD Controller (LCDC)**

The LCD controller consists of two independent controllers, the raster controller and the LCD interface display driver (LIDD) controller. Each controller operates independently from the other and only one of them is active at any given time.

- The raster controller handles the synchronous LCD interface. It provides timing and data for constant graphics refresh to a passive display. It supports a wide variety of monochrome and full-color display types and sizes by use of programmable timing controls, a built-in palette, and a gray-scale/serializer. Graphics data is processed and stored in frame buffers. A frame buffer is a contiguous memory block in the system. A built-in DMA engine supplies the graphics data to the raster engine which, in turn, outputs to the external LCD device.
- The LIDD controller supports the asynchronous LCD interface. It provides full-timing programmability of control signals (CS, WE, OE, ALE) and output data.

The maximum resolution for the LCD controller is 2048 x 2048 pixels. The maximum frame rate is determined by the image size in combination with the pixel clock rate.



# **Table 5-61. LCD Controller Timing Conditions**

# **5.5.1 LCD Interface Display Driver (LIDD Mode)**

 $5.63$  through Figure 5-71)

# **Table 5-62. Timing Requirements for LCD LIDD Mode**



**Table 5-63. Switching Characteristics Over Recommended Operating Conditions for LCD LIDD Mode**

(see Figure 5-63 through Figure 5-71)



172 Peripheral Information and Timings Copyright **Copyright C**opyright © 2011-2012, Texas Instruments Incorporated

Submit Documentation Feedback

Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

# **Table 5-63. Switching Characteristics Over Recommended Operating Conditions for LCD LIDD Mode (continued)**







A. Hitachi mode performs asynchronous operations that do not require an external LCD\_MEMORY\_CLK. The first LCD\_MEMORY\_CLK waveform is only shown as a reference of the internal clock that sequences the other signals. The second LCD\_MEMORY\_CLK waveform is shown as E1 since the LCD\_MEMORY\_CLK signal is used to implement the E1 function in Hitachi mode.

# **Figure 5-62. Command Write in Hitachi Mode**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





A. Hitachi mode performs asynchronous operations that do not require an external LCD\_MEMORY\_CLK. The first LCD\_MEMORY\_CLK waveform is only shown as a reference of the internal clock that sequences the other signals. The second LCD\_MEMORY\_CLK waveform is shown as E1 since the LCD\_MEMORY\_CLK signal is used to implement the E1 function in Hitachi mode.

# **Figure 5-63. Data Write in Hitachi Mode**



A. Hitachi mode performs asynchronous operations that do not require an external LCD\_MEMORY\_CLK. The first LCD\_MEMORY\_CLK waveform is only shown as a reference of the internal clock that sequences the other signals. The second LCD\_MEMORY\_CLK waveform is shown as E1 since the LCD\_MEMORY\_CLK signal is used to implement the E1 function in Hitachi mode.

**Figure 5-64. Command Read in Hitachi Mode**



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. Hitachi mode performs asynchronous operations that do not require an external LCD\_MEMORY\_CLK. The first LCD\_MEMORY\_CLK waveform is only shown as a reference of the internal clock that sequences the other signals. The second LCD\_MEMORY\_CLK waveform is shown as E1 since the LCD\_MEMORY\_CLK signal is used to implement the E1 function in Hitachi mode.



**INSTRUMENTS** 

**TEXAS** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



A. Motorola mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.





**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. Motorola mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.



Copyright © 2011-2012, Texas Instruments Incorporated Copyright and Timings 177

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**





A. Motorola mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.



178 Peripheral Information and Timings Copyright **Copyright Copyright Copyright C**opyright **Copyright** Copyright **Copyright** Copyright **Copyright** Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyr



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. Intel mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.

**Figure 5-69. Micro-Interface Graphic Display Intel Write**

Copyright © 2011-2012, Texas Instruments Incorporated Peripheral Information and Timings 179

**TEXAS INSTRUMENTS** 

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



A. Intel mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.

**Figure 5-70. Micro-Interface Graphic Display Intel Read**
**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012

**EXAS** 

**INSTRUMENTS** 

#### R\_SU  $(0-31)$ 1  $R$ \_HOLD $\rightarrow$ (1−15)  $R_{\text{STROBE}}$   $\left| \begin{array}{c} \text{R} \\ \text{R} \\ \text{R} \end{array} \right|$ 2 (1−63) CS\_DELAY 3  $(0-3)$ LCD\_MEMORY\_CLK (MCLK) Sync Mode 19 6 6 LCD\_MEMORY\_CLK (CS1) Async Mode 7 16 14  $\sim$   $\sim$   $\sim$   $\sim$   $\sim$   $\sim$   $\sim$  15 17 LCD\_DATA[15:0] Read  $18 -$ **Status** 6 6 ∙ k LCD\_AC\_BIAS\_EN (CS0) 7  $8 \rightarrow 8$ LCD\_VSYNC (ALE) 9 LCD\_HSYNC (WS)  $12 \rightarrow 1$  + 12 LCD\_PCLK (RS)  $-13$

A. Intel mode can be configured to perform asynchronous operations or synchronous operations. When configured in asynchronous mode, LCD\_MEMORY\_CLK is not required, so it performs the CS1 function. When configured in synchronous mode, LCD\_MEMORY\_CLK performs the MCLK function. LCD\_MEMORY\_CLK is also shown as a reference of the internal clock that sequences the other signals.



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



## **5.5.2 LCD Raster Mode**

### **Table 5-64. Switching Characteristics Over Recommended Operating Conditions for LCD Raster Mode** (see Figure 5-73 through Figure 5-76)



Frame-to-frame timing is derived through the following parameters in the LCD (RASTER\_TIMING\_1) register:

- Vertical front porch (VFP)
- Vertical sync pulse width (VSW)
- Vertical back porch (VBP)
- Lines per panel (LPP\_B10 + LPP)

Line-to-line timing is derived through the following parameters in the LCD (RASTER\_TIMING\_0) register:

- Horizontal front porch (HFP)
- Horizontal sync pulse width (HSW)
- Horizontal back porch (HBP)
- Pixels per panel (PPLMSB + PPLLSB)

LCD\_AC\_BIAS\_EN timing is derived through the following parameter in the LCD (RASTER\_TIMING\_2) register:

• AC bias frequency (ACB)

The display format produced in raster mode is shown in Figure 5-72. An entire frame is delivered one line at a time. The first line delivered starts at data pixel (1, 1) and ends at data pixel (P, 1). The last line delivered starts at data pixel (1, L) and ends at data pixel (P, L). The beginning of each new frame is denoted by the activation of I/O signal LCD\_VSYNC. The beginning of each new line is denoted by the activation of I/O signal LCD\_HSYNC.

**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



**Figure 5-72. LCD Raster-Mode Display Format**



SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



**Figure 5-73. LCD Raster-Mode Active**

184 Peripheral Information and Timings Copyright **Copyright Copyright Copyright C**opyright **Copyright** Copyright **Copyright** Copyright **Copyright** Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyr

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



**Figure 5-74. LCD Raster-Mode Passive**

Copyright © 2011-2012, Texas Instruments Incorporated Copyright and Timings 185

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

**TEXAS INSTRUMENTS** 

6 LCD\_AC\_BIAS\_EN 7 8 LCD\_VSYNC 9 10  $\rightarrow 10$ LCD\_HSYNC  $1<sup>1</sup>$ 1 2⊣<del>∢ ⊳∣∢ ⊳∣</del>–3 LCD\_PCLK  $\mathbf{I}$ A  $\mathbf{I}$  $\mathbf{I}$  $\mathbf{I}$  $\mathbf{I}$ (passive mode) 4 ∴ → † † 5 LCD\_DATA[7:0] ATA[7:0]  $\chi_{1,1} \chi_{2,1} \chi_{1} \ldots \chi_{n} \chi_{n} \chi_{n} \chi_{n} \chi_{n} \ldots \chi_{n}$ (passive mode) 1 2 <del>⊹ > →</del> 3 LCD\_PCLK (active mode) 4 . → † <del>| +</del> 5 LCD\_DATA[23:0]  $\sqrt{1, \lfloor \frac{\sqrt{2}, \lfloor \sqrt{2} \rfloor}{2, \lfloor \sqrt{2}, \lfloor \sqrt{2} \rfloor}}$   $\sqrt{P, \lfloor \frac{\lfloor \frac{\sqrt{2}}{2}, \lfloor \sqrt{2} \rfloor}{2, \lfloor \sqrt{2} \rfloor}}$ (active mode) ۹S  $VBP = 0$  $VFP = 0$  $VWS = 1$ PPLMSB + PPLLSB **HBP** PPLMSB + PPLLSB HSW HFP 16 x (1 to 2048) (1 to 256) (1 to 64) (1 to 256) 16 x (1 to 2048) Line L Line 1 (Passive Only)

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**

A. The dashed portion of LCD\_PCLK is only shown as a reference of the internal clock that sequences the other signals.

**Figure 5-75. LCD Raster-Mode Control Signal Activation**



**www.ti.com** SPRS717B  $-$  OCTOBER 2011 $-$ REVISED JANUARY 2012



A. The dashed portion of LCD\_PCLK is only shown as a reference of the internal clock that sequences the other signals.

**Figure 5-76. LCD Raster-Mode Control Signal Deactivation**

Copyright © 2011–2012, Texas Instruments Incorporated Copyright and Timings 187

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



### **6 Device and Documentation Support**

#### **6.1 Device Support**

#### **6.1.1 Development Support**

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE).

The following products support development of AM335x device applications:

**Software Development Tools:** Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any AM335x device application.

**Hardware Development Tools: Extended Development System (XDS™) Emulator** 

For a complete listing of development-support tools for the AM335x microprocessor platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

#### **6.1.2 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (e.g., XAM3358ZCE). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices/tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- **null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

188 Device and Documentation Support Copyright **Copyright Copyright Copyright C**opyright **Copyright Copyright Copyright** Copyright **Copyright** Copyright Copyright Copyright Copyright Copyright Copyright Copyright Copyright

Submit Documentation Feedback Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352



**www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZCE), the temperature range (for example, blank is the default commercial temperature range), and the device speed range, in megahertz (for example, 27 is 275-MHz). Figure 6-1 provides a legend for reading the complete device name for any AM335x device.

For orderable part numbers of AM335x devices in the ZCE and ZCZ package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the AM335x ARM Cortex-A8 Microprocessors (MPUs) Silicon Errata (literature number SPRZ360).



- A. The AM3358 device shown in this device nomenclature example is one of several valid part numbers for the AM335x family of devices. For orderable device part numbers, see the Package Option Addendum of this document.
- B. BGA = Ball Grid Array.

**Figure 6-1. AM335x Device Nomenclature**

### **6.2 Documentation Support**

### **6.2.1 Related Documentation from Texas Instruments**

The following documents describe the AM335x MPU. Copies of these documents are available on the Internet at www.ti.com. Tip: Enter the literature number in the search box.

The current documentation that describes the AM335x MPU, related peripherals, and other technical collateral, is available in the product folder at: www.ti.com.

- **SPRUH73 AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual.** Collection of documents providing detailed information on the AM335x device including power, reset, and clock control, interrupts, memory map, and switch fabric interconnect. Detailed information on the microprocessor unit (MPU) subsystem as well as a functional description of the peripherals supported on AM335x devices is also included.
- **SPRZ360 AM335x ARM Cortex-A8 Microprocessors (MPUs) Silicon Errata.** Describes the known exceptions to the functional specifications for the AM335x ARM Cortex-A8 Microprocessors.

### **6.2.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

**TI E2E Community TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki.** Established to help developers get started with Embedded Processors from Texas Instruments and to foster

Copyright © 2011-2012, Texas Instruments Incorporated **Device and Documentation Support** 189

**PRODUCT PREVIEW**

PRODUCTPREVIEW

SPRS717B ±OCTOBER 2011±REVISED JANUARY 2012 **www.ti.com**



innovation and growth of general knowledge about the hardware and software surrounding these devices.

### **6.2.3 Related Documentation from Other Sources**

The following documents are related to the AM335x MPU. Copies of these documents can be obtained directly from the internet or from your Texas Instruments representative.

**Cortex-A8 Technical Reference Manual**. This is the technical reference manual for the Cortex-A8 processor. A copy of this document can be obtained via the internet at http://infocenter.arm.com. To determine the revision of the Cortex-A8 core used on your device, see the AM335x ARM Cortex-A8 Microprocessors (MPUs) Silicon Errata (literature number SPRZ360).

**ARM Core Cortex**å**-A8 (AT400/AT401) Errata Notice**. Provides a list of advisories for the different revisions of the Cortex-A8 processor. Contact your TI representative for a copy of this document. To determine the revision of the Cortex-A8 core used on your device, see the AM335x ARM Cortex-A8 Microprocessors (MPUs) Silicon Errata (literature number SPRZ360).

**FXAS** 

#### **www.ti.com** SPRS717B = OCTOBER 2011 = REVISED JANUARY 2012

## **7 Mechanical Packaging and Orderable Information**

## **7.1 Thermal Data for ZCE and ZCZ Packages**

Table 7-1 provides thermal characteristics for the packages used on this device.

#### **NOTE** Table 7-1 provides simulation data and may not represent actual use-case values.

<b>NAME</b>	<b>DESCRIPTION</b>	<b>AIR</b> FLOW <sup>(1)</sup>	<b>ZCE</b> $(^{\circ}C/W)^{(2)}$	<b>ZCZ</b> $(^{\circ}C/W)^{(2)}$
$\Theta_{\text{JC}}$	Junction-to-case (1S0P) <sup>(3)</sup>	N/A	10.3	10.2
$\Theta_{\mathsf{JB}}$	Junction-to-board (2S2P) <sup>(3)</sup>	N/A	11.6	12.1
$\Theta_{JA}$	Junction-to-free air (2S2P) <sup>(3)</sup>	0.0	24.7	24.2
		1.0	20.5	20.1
		2.0	19.7	19.3
		3.0	19.2	18.8
$\Psi_{\text{JT}}$	Junction-to-package top (2S2P) <sup>(3)</sup>	0.0	0.4	0.3
		1.0	0.6	0.6
		2.0	0.7	0.7
		3.0	0.9	0.8
$\Psi_{JB}$	Junction-to-board (2S2P) <sup>(3)</sup>	0.0	11.9	12.7
		1.0	11.7	12.3
		2.0	11.7	12.3
		3.0	11.6	12.2

**Table 7-1. Thermal Resistance Characteristics (PBGA Package) [ZCE and ZCZ]**

(1) m/s = meters per second.

(2)  $\degree$ C/W = degress celsius per watt.

(3) The board types are defined by JEDEC (reference JEDEC standard JESD51-9, Test Board for Area Array Surface Mount Package Thermal Measurements).

## **7.2 Via Channel**

The ZCE package has been specially engineered with Via Channel $M$  technology. This allows larger than normal PCB via and trace sizes and reduced PCB signal layers to be used in a PCB design with the 0.65-mm pitch package, and substantially reduces PCB costs. It allows PCB routing in only two signal layers (four layers total) due to the increased layer efficiency of the Via Channel<sup>™</sup> BGA technology.

Via Channel™ technology implemented on the ZCE package makes it possible to build an AM335x-based product with a 4-layer PCB, but a 4-layer PCB may not meet system performance goals. Therefore, system performance using a 4-layer PCB design must be evaluated during product design.

## **7.3 Packaging Information**

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.

The figures below show the package drawings for the ZCE and ZCZ package options.



#### **PACKAGE OPTION ADDENDUM**

#### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between<br>the die and leadframe. The componen

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information<br>provided by third parti continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1

ZCZ (S-PBGA-N324)

PLASTIC BALL GRID ARRAY



- Β. This drawing is subject to change without notice.
- C. This is a Pb-free solder ball design.



ZCE (S-PBGA-N298)

PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. А.

- This drawing is subject to change without notice. В.
- C. This is a Pb-free solder ball design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer s risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



**TI E2E Community Home Page** e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated