


## DOUBLE CHANNEL HIGH SIDE SOLID STATE RELAY

TYPE	R <sub>Ds(on)</sub>	I <sub>lim</sub>	V <sub>CC</sub>
VND600SP	30mΩ	25A	36 V

- DC SHORT CIRCUIT CURRENT: 25 A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST:
  - LOSS OF GROUND AND LOSS OF V<sub>CC</sub>
- REVERSE BATTERY PROTECTION (\*)

### DESCRIPTION

The VND600SP is a monolithic device made using STMicroelectronics VIPower M0-3 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active V<sub>CC</sub> pin voltage clamp protects the device against low energy spikes (see ISO7637




PowerSO-10™

ORDER CODES		
PACKAGE	TUBE	T&R
PowerSO-10™	VND600SP	VND600SP13TR

transient compatibility table). This device has two channels in high side configuration; each channel has an analog sense output on which the sensing current is proportional (according to a known ratio) to the corresponding load current. Built-in thermal shut-down and outputs current limitation protect the chip from over temperature and short circuit. Device turns off in case of ground pin disconnection.

### BLOCK DIAGRAM



(\*) See application schematic at page 8


Rev. 2

# VND600SP


## ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	41	V
$-V_{CC}$	Reverse supply voltage	-0.3	V
$-I_{GND}$	DC reverse ground pin current	-200	mA
$I_{OUT}$	Output current	Internally limited	A
$I_R$	Reverse output current	-21	A
$I_{IN}$	Input current	+/- 10	mA
$V_{CSENSE}$	Current sense maximum voltage	-3 +15	V V
$V_{ESD}$	Electrostatic Discharge (Human Body Model: $R=1.5\text{ k}\Omega$ ; $C=100\text{ pF}$ ) - INPUT - CURRENT SENSE - OUTPUT - $V_{CC}$	4000 2000 5000 5000	V V V V
$E_{MAX}$	Maximum Switching Energy ( $L=0.13\text{ mH}$ ; $R_L=0\Omega$ ; $V_{bat}=13.5\text{ V}$ ; $T_{jstart}=150^\circ\text{C}$ ; $I_L=40\text{ A}$ )	145	mJ
$P_{tot}$	Power dissipation at $T_c=25^\circ\text{ C}$	96.1	W
$T_j$	Junction operating temperature	Internally limited	$^\circ\text{C}$
$T_c$	Case operating temperature	-40 to 150	$^\circ\text{C}$
$T_{STG}$	Storage temperature	-55 to 150	$^\circ\text{C}$

## CONFIGURATION DIAGRAM (TOP VIEW) & SUGGESTED CONNECTIONS FOR UNUSED AND N.C. PINS



## CURRENT AND VOLTAGE CONVENTIONS



**THERMAL DATA**

Symbol	Parameter	Value		Unit
$R_{thj-case}$	Thermal resistance junction-case (MAX)	1.3		°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (MAX)	51.3 <sup>(1)</sup>	37 <sup>(2)</sup>	°C/W

(1) When mounted on a standard single-sided FR-4 board with 0.5cm<sup>2</sup> of Cu (at least 35μm thick).

(2) When mounted on a standard single-sided FR-4 board with 6 cm<sup>2</sup> of Cu (at least 35μm thick).

**ELECTRICAL CHARACTERISTICS** (8V<V<sub>CC</sub><36V; -40° C<T<sub>j</sub><150° C; unless otherwise specified)

(Per each channel)

**POWER**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>CC</sub> (**)	Operating supply voltage		5.5	13	36	V
V <sub>USD</sub> (**)	Undervoltage shutdown		3	4	5.5	V
V <sub>OV</sub> (**)	Ovvoltage shutdown		36			V
$R_{ON}$	On state resistance	I <sub>OUT</sub> =5A; T <sub>j</sub> =25° C I <sub>OUT</sub> =5A; T <sub>j</sub> =150°C I <sub>OUT</sub> =3A; V <sub>CC</sub> =6V			30 60 100	mΩ
V <sub>clamp</sub>	Clamp Voltage	I <sub>CC</sub> =20mA (see note 1)	41	48	55	V
I <sub>S</sub> (**)	Supply current	Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V; T <sub>j</sub> =25°C On state; V <sub>IN</sub> =5V; V <sub>CC</sub> =13V; I <sub>OUT</sub> =0A; R <sub>SENSE</sub> =3.9kΩ		12 12	40 25	μA
I <sub>L(off1)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V	0		50	μA
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> =0V; V <sub>OUT</sub> =3.5V	-75		0	μA
I <sub>L(off3)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =125°C			5	μA
I <sub>L(off4)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C			3	μA

(\*\*) Per device.

**PROTECTIONS** (see note 1)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I <sub>lim</sub>	DC short circuit current	V <sub>CC</sub> =13V 5.5V<V <sub>CC</sub> <36V	25	40	70	A
T <sub>TSD</sub>	Thermal shut-down temperature		150	175	200	°C
T <sub>R</sub>	Thermal reset temperature		135			°C
T <sub>HYST</sub>	Thermal hysteresis		7	15		°C
V <sub>demag</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0V; L=6mH	V <sub>CC</sub> -41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> =0.5A T <sub>j</sub> =-40° C...+150° C		50		mV

Note 1: To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

**VCC - OUTPUT DIODE**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>F</sub>	Forward on Voltage	-I <sub>OUT</sub> =2.6A; T <sub>j</sub> =150° C			0.6	V



**ELECTRICAL CHARACTERISTICS** (continued)  
 CURRENT SENSE ( $9V \leq V_{CC} \leq 16V$ ) (See figure 1)

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$K_1$	$I_{OUT}/I_{SENSE}$	$I_{OUT1} \text{ or } I_{OUT2}=0.5A; V_{SENSE}=0.5V;$ other channels open; $T_j=-40^\circ C \dots 150^\circ C$	3300	4400	6000	
$dK_1/K_1$	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=0.5A; V_{SENSE}=0.5V;$ other channels open; $T_j=-40^\circ C \dots 150^\circ C$	-10		+10	%
$K_2$	$I_{OUT}/I_{SENSE}$	$I_{OUT1} \text{ or } I_{OUT2}=5A; V_{SENSE}=4V;$ other channels open; $T_j=-40^\circ C$ $T_j=25^\circ C \dots 150^\circ C$	4200 4400	4900 4900	6000 5750	
$dK_2/K_2$	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=5A; V_{SENSE}=4V;$ other channels open; $T_j=-40^\circ C \dots 150^\circ C$	-6		+6	%
$K_3$	$I_{OUT}/I_{SENSE}$	$I_{OUT1} \text{ or } I_{OUT2}=15A; V_{SENSE}=4V;$ other channels open; $T_j=-40^\circ C$ $T_j=25^\circ C \dots 150^\circ C$	4200 4400	4900 4900	5500 5250	
$dK_3/K_3$	Current Sense Ratio Drift	$I_{OUT1} \text{ or } I_{OUT2}=15A; V_{SENSE}=4V;$ other channels open; $T_j=-40^\circ C \dots 150^\circ C$	-6		+6	%
$V_{SENSE1,2}$	Max analog sense output voltage	$V_{CC}=5.5V; I_{OUT1,2}=2.5A; R_{SENSE}=10k\Omega$ $V_{CC}>8V, I_{OUT1,2}=5A; R_{SENSE}=10k\Omega$	2 4			V
$V_{SENSEH}$	Analog sense output voltage in overtemperature condition	$V_{CC}=13V; R_{SENSE}=3.9k\Omega$		5.5		V
$R_{VSENSEH}$	Analog Sense Output Impedance in Overtemperature Condition	$V_{CC}=13V; T_j>T_{TSD}; \text{ All channels open}$		400		$\Omega$
$t_{DSENSE}$	Current sense delay response	to 90% $I_{SENSE}$ (see note 2)			500	$\mu s$

**LOGIC INPUT (Channels 1,2)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{IL}$	Input low level voltage				1.25	V
$I_{IL}$	Low level input current	$V_{IN}=1.25V$	1			$\mu A$
$V_{IH}$	Input high level voltage		3.25			V
$I_{IH}$	High level input current	$V_{IN}=3.25V$			10	$\mu A$
$V_{I(hyst)}$	Input hysteresis voltage		0.5			V
$V_{ICL}$	Input clamp voltage	$I_{IN}=1mA$ $I_{IN}=-1mA$	6	6.8 -0.7	8	V

**SWITCHING ( $V_{CC}=13V$ )**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$t_{d(on)}$	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		$\mu s$
$t_{d(off)}$	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		$\mu s$
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		V/ $\mu s$
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		V/ $\mu s$

 Note 1:  $V_{clamp}$  and  $V_{OV}$  are correlated. Typical difference is 5V.

Note 2: current sense signal delay after positive input slope.

## VND600SP

---

**TRUTH TABLE** (per channel)


CONDITIONS	INPUT	OUTPUT	SENSE
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	$V_{SENSEH}$
Undervoltage	L	L	0
	H	L	0
Overvoltage	L	L	0
	H	L	0
Short circuit to GND	L	L	0
	H	L	$(T_j < T_{TSD}) 0$
	H	L	$(T_j > T_{TSD}) V_{SENSEH}$
Short circuit to $V_{CC}$	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

## ELECTRICAL TRANSIENT REQUIREMENTS

ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω


ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.


Figure 1: Switching Characteristics (Resistive load  $R_L=2.6\Omega$ )

## VND600SP

**Figure 2:** Waveforms



## APPLICATION SCHEMATIC



## GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line ( $R_{\text{GND}}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\text{GND}}$  resistor.

- 1)  $R_{\text{GND}} \leq 600\text{mV} / I_{\text{S(on)max}}$ .
- 2)  $R_{\text{GND}} \geq (-V_{\text{CC}}) / (-I_{\text{GND}})$

where  $-I_{\text{GND}}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{\text{GND}}$  (when  $V_{\text{CC}} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{\text{CC}})^2 / R_{\text{GND}}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{\text{S(on)max}}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{\text{GND}}$  will produce a shift ( $I_{\text{S(on)max}} * R_{\text{GND}}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{\text{GND}}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode ( $D_{\text{GND}}$ ) in the ground line.

A resistor ( $R_{\text{GND}}=1\text{k}\Omega$ ) should be inserted in parallel to  $D_{\text{GND}}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ( $\approx 600\text{mV}$ ) in the input thresholds and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

## LOAD DUMP PROTECTION

$D_{\text{Id}}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{\text{CC}}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{\text{CC}}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

## $\mu$ C I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu$ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu$ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu$ C I/Os.


$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:


For  $V_{CCpeak} = -100V$  and  $I_{latchup} \geq 20mA$ ,  $V_{OH\mu C} \geq 4.5V$   
 $5k\Omega \leq R_{prot} \leq 65k\Omega$ .

Recommended  $R_{prot}$  value is  $10k\Omega$ .


**Figure 3:**  $I_{OUT}/I_{SENSE}$  versus  $I_{OUT}$




## Off State Output Current




## High Level Input Current




## Input Clamp Voltage




## Input High Level



## Input Low Level




## Input Hysteresis Voltage




# VND600SP

---


Overvoltage Shutdown




$I_{LIM}$  Vs  $T_{case}$




Turn-on Voltage Slope




Turn-off Voltage Slope




On State Resistance Vs  $T_{case}$



On State Resistance Vs  $V_{cc}$



## Maximum turn off current versus load inductance



A = Single Pulse at  $T_{j\text{start}}=150^\circ\text{C}$

B = Repetitive pulse at  $T_{j\text{start}}=100^\circ\text{C}$


C = Repetitive Pulse at  $T_{j\text{start}}=125^\circ\text{C}$


Conditions:

$V_{CC}=13.5\text{V}$


Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{j\text{start}}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.




**PowerSO-10™ THERMAL DATA****PowerSO-10™ PC Board**

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35 $\mu$ m, Copper areas: from minimum pad lay-out to 8cm $^2$ ).

 **$R_{thj\_amb}$  Vs PCB copper area in open box free air condition**

## PowerSO-10 Thermal Impedance Junction Ambient Single Pulse




Thermal fitting model of a double channel MOS in PowerSO-10

## Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

## Thermal Parameter




Area/island ( $\text{cm}^2$ )	Footprint	6
R1 ( $^{\circ}\text{C}/\text{W}$ )	0.05	
R2 ( $^{\circ}\text{C}/\text{W}$ )	0.3	
R3 ( $^{\circ}\text{C}/\text{W}$ )	0.3	
R4 ( $^{\circ}\text{C}/\text{W}$ )	0.8	
R5 ( $^{\circ}\text{C}/\text{W}$ )	12	
R6 ( $^{\circ}\text{C}/\text{W}$ )	37	22
C1 ( $\text{W.s}^{\circ}\text{C}$ )	0.001	
C2 ( $\text{W.s}^{\circ}\text{C}$ )	5.00E-03	
C3 ( $\text{W.s}^{\circ}\text{C}$ )	0.02	
C4 ( $\text{W.s}^{\circ}\text{C}$ )	0.3	
C5 ( $\text{W.s}^{\circ}\text{C}$ )	0.75	
C6 ( $\text{W.s}^{\circ}\text{C}$ )	3	5

**PowerSO-10™ MECHANICAL DATA**


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	3.35		3.65	0.132		0.144
A (*)	3.4		3.6	0.134		0.142
A1	0.00		0.10	0.000		0.004
B	0.40		0.60	0.016		0.024
B (*)	0.37		0.53	0.014		0.021
C	0.35		0.55	0.013		0.022
C (*)	0.23		0.32	0.009		0.0126
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
E	9.30		9.50	0.366		0.374
E2	7.20		7.60	0.283		300
E2 (*)	7.30		7.50	0.287		0.295
E4	5.90		6.10	0.232		0.240
E4 (*)	5.90		6.30	0.232		0.248
e		1.27			0.050	
F	1.25		1.35	0.049		0.053
F (*)	1.20		1.40	0.047		0.055
H	13.80		14.40	0.543		0.567
H (*)	13.85		14.35	0.545		0.565
h		0.50			0.002	
L	1.20		1.80	0.047		0.070
L (*)	0.80		1.10	0.031		0.043
$\alpha$	$0^\circ$		$8^\circ$	$0^\circ$		$8^\circ$
$\alpha (*)$	$2^\circ$		$8^\circ$	$2^\circ$		$8^\circ$

(\*) Muar only POA P013P



## VND600SP

### PowerSO-10™ SUGGESTED PAD LAYOUT




### TUBE SHIPMENT (no suffix)

All dimensions are in mm.

	Base Q.ty	Bulk Q.ty	Tube length ( $\pm 0.5$ )	A	B	C ( $\pm 0.1$ )
Casablanca	50	1000	532	10.4	16.4	0.8
Muar	50	1000	532	4.9	17.2	0.8

### TAPE AND REEL SHIPMENT (suffix "13TR")





### TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	24
Tape Hole Spacing	P0 ( $\pm 0.1$ )	4
Component Spacing	P	24
Hole Diameter	D ( $\pm 0.1/-0$ )	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F ( $\pm 0.05$ )	11.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 ( $\pm 0.1$ )	2

All dimensions are in mm.



**REVISION HISTORY**

Date	Revision	Description of Changes
Jul. 2004	1	<ul style="list-style-type: none"><li>- Current and voltage convention update (page 2).</li><li>- "Configuration diagram (top view) &amp; suggested connections for unused and n.c. pins" insertion (page 2).</li><li>- <math>V_{CC}</math> - OUTPUT DIODE section update (page 3).</li><li>- Revision History table insertion (page 17).</li><li>- Disclaimers update (page 18).</li></ul>
July 2004	2	<ul style="list-style-type: none"><li>- Suggested connections for unused and n.c.pins" correction (page 2).</li></ul>

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

**STMicroelectronics GROUP OF COMPANIES**

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States  
<http://www.st.com>

