# TEXAS INSTRUMENTS



## UC2854B-EP

SGLS318 - NOVEMBER 2005

### ADVANCED HIGH-POWER FACTOR PREREGULATOR

### FEATURES

- Controlled Baseline
  One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Controls Boost PWM to Near-Unity Power Factor
- Limits Line Current Distortion To < 3%
- World-Wide Operation Without Switches
- Accurate Power Limiting

- Fixed-Frequency Average Current-Mode Control
- High Bandwidth (5 MHz), Low-Offset Current Amplifier
- Integrated Current- and Voltage Amplifier Output Clamps
- Multiplier Improvements: Linearity, 500 mV V<sub>AC</sub> Offset (Eliminates External Resistor), 0 V to 5 V Multout Common-Mode Range
- V<sub>REF</sub> GOOD Comparator
- Faster and Improved Accuracy ENABLE Comparator
- UVLO Options (16 V/10 V or 10.5 V/10 V)
- 300-µA Start-Up Supply Current

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### DESCRIPTION

The UC2854B products are pin compatible enhanced versions of the UC2854. Like the UC2854, these products provide all of the functions necessary for active power factor corrected preregulators. The controller achieves near unity power factor by shaping the ac-input line current waveform to correspond to the ac-input line voltage. To do this the UC2854B uses average current mode control. Average current mode control maintains stable, low distortion sinusoidal line current without the need for slope compensation, unlike peak current mode control.

A 1% 7.5-V reference, fixed frequency oscillator, PWM, voltage amplifier with soft-start, line voltage feedforward (V<sub>RMS</sub> squarer), input supply voltage clamp, and over current comparator round out the list of features.


The UC2854B is available in a DW (SOIC-Wide) package.

The UC2854A/B products improve upon the UC2854 by offering a wide bandwidth, low offset current amplifier, a faster responding and improved accuracy enable comparator, a VREF GOOD comparator, UVLO threshold options (16 V/10 V for offline, 10.5 V/10 V for startup from an auxiliary 12-V regulator), lower startup supply current, and an enhanced multiply/divide circuit. New features like the amplifier output clamps, improved amplifier current sinking capability, and low offset VAC pin reduce the external component count while improving performance. Improved common mode input range of the multiplier output/current amplifier input allow the designer greater flexibility in choosing a method for current sensing. Unlike its predecessor,  $R_{\rm SET}$  controls only oscillator charging current and has no effect on clamping the maximum multiplier output current. This current is now clamped to a maximum of  $2 \times I_{\rm AC}$  at all times which simplifies the design process and provides foldback power limiting during brownout and extreme low line conditions.

## UC2854B-EP

#### SGLS318 - NOVEMBER 2005

#### **BLOCK DIAGRAM**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		UCX854A, UCX854B	UNIT	
Supply voltage, V <sub>CC</sub>		22	V	
GTDRV current, IGTDRV	Continuous	0.5	А	
GTDRV Current, IGTDRV	GTDRV Current, IGTDRV 50% duty cycle			
Land and the sec	VSENSE, VRMS, ISENSE MOUT	11	V	
Input voltage	PKLMT	5	V	
Input current RSET, IAC, PKLMT, ENA		10	mA	
Junction temperature, TJ	–55 to 150			
Storage temperature, T <sub>Stg</sub>	-65 to 150	°C		
Lead temperature, T <sub>SOI</sub> , 1,6 mm (1/16 ir	300			

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal. ENA input is internally clamped to approximately 10 V.

### **RECOMMENDED OPERATING CONDITIONS**

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	10	20	V
Operating junction temperature, TJ	-55	125	°C



### PACKAGE DESCRIPTION

DW PACKAGE (TOP VIEW)

GND [ 1 16 ] GTDRV PKLMT [ 2 15 ] VCC CAO [ 3 14 ] CT ISENSE [ 4 13 ] SS MOUT [ 5 12 ] RSET IAC [ 6 11 ] VSENSE VAO [ 7 10 ] ENA VRMS [ 8 9 ] VREF	Ξ
VRMS 8 9 VREF	

### **ORDERING INFORMATION**


_	UVLO TURN-ON	UVLO	PART NUMBERS
A <sup>1</sup>	(V)	TURN-OFF (V)	SOIC-16 (DW)
–55°C to 125°C	10.5	10	UC2854BMDWREP

(1) The DW package is available taped and reeled. Add TR suffix to device type to order quantities of 2,000 devices per reel for the DW package.

### THERMAL RESISTANCE

SOIC (DW)			
HIGH	LOW		
36.9	38.4		
73.1	111.6		
	<b>HIGH</b> 36.9		

(3)  $\theta_{JA}$  values are based on zero air flow.







### **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = 18 \text{ V}, \text{ R}_{T} = 8.2 \text{ k}\Omega, \text{ C}_{T} = 1.5 \text{ n}\text{F}, \text{ V}_{PKLMT} = 1 \text{ V}, \text{ V}_{VRMS} = 1.5 \text{ V}, \text{ I}_{IAC} = 100 \text{ }\mu\text{A}, \text{ I}_{ISENSE} = 0 \text{ V}, \text{ V}_{CAO} = 3.5 \text{ V}, \text{ V}_{VAO} = 5 \text{ V}, \text{ V}_{VSENSE} = 3 \text{ V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OVERA	LL						
	Supply current, off	$\label{eq:CAO} \begin{array}{ll} CAO = 0 \ V, & VAO = 0 \ V, \\ V_{\mathrm{CC}} = V_{\mathrm{UVLO}} {-} 0.3 \ V \end{array}$		250	400	μΑ	
	Supply current, on			12	18	mA	
	V <sub>CC</sub> turn-on threshold voltage		8	10.5	11.2		
	V <sub>CC</sub> turn-off threshold voltage		9	10	12	V	
	V <sub>CC</sub> clamp	$I_{VCC} = I_{VCC(on)} + 5 mA$	18	20	22		
VOLTAG	SE AMPLIFIER	· · · · ·	•				
	Input voltage		2.9	3	3.1	V	
	VSENSE bias current		-500	-25	500	nA	
	Open loop gain	$2 V \le V_{OUT} \le 5 V$	70	100		dB	
Vон	High-level output voltage	$I_{LOAD} = -500 \mu A$		6		V	
VOL	Low-level output voltage	$I_{LOAD} = 500 \mu A$		0.3	0.5	V	
ISC	Output short-circuit current	V <sub>OUT</sub> = 0 V		1.5	3.5	mA	
	Gain bandwidth product <sup>(1)</sup>	f <sub>IN</sub> = 100 kHz, 10 mV <sub>P-P</sub>		1		MHz	
CURRE	NT AMPLIFIER	·	•				
		$V_{CM} = 0 V, T_A = 25^{\circ}C$	-4 0		0		
	Input offset voltage	$V_{CM} = 0 V$ , overtemperature	-5.5		0	mV	
	Input bias current, ISENSE	V <sub>CM</sub> = 0 V	-500		500	nA	
	Open loop gain	$2 V \le V_{OUT} \le 6 V$	80	110		dB	
Vон	High-level output voltage	$I_{LOAD} = -500 \mu A$		8			
Vol	Low-level output voltage	$I_{LOAD} = 500  \mu A$		0.3	0.5	V	
Isc	Output short-circuit current	V <sub>OUT</sub> = 0 V		1.5	3.5	mA	
CMRR	Common mode rejection range		-0.3		5	V	
	Gain bandwidth product <sup>(1)</sup>	f <sub>IN</sub> = 100 kHz, 10 mV <sub>P–P</sub>	3	5		MHz	
REFER	ENCE						
		$I_{REF} = 0 \text{ mA}, T_A = 25^{\circ}C$	7.4	7.5	7.6		
	Output voltage	I <sub>REF</sub> = 0 mA	7.35	7.5	7.65	V	
	Load regulation	$1 \text{ mA} \le I_{REF} \le 10 \text{ mA}$	0	8	20		
	Line regulation	$12 \text{ V} \le \text{V}_{CC} \le 18 \text{ V}$	0	14	25	mV	
Isc	Short circuit current	V <sub>REF</sub> = 0 V	25	35	60	mA	

(1) Ensured by design. Not production tested.

(2) Gain constant. (K) =  $\frac{I_{IAC} \times \left(V_{VAO} - 1.5 V\right]}{\left[\left(V_{VRMS}\right)^2 \times I_{MOUT}\right]}$ 

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = 18 \text{ V}, \text{R}_{T} = 8.2 \text{ k}\Omega, \text{C}_{T} = 1.5 \text{ nF}, \text{V}_{PKLMT} = 1 \text{ V}, \text{V}_{VRMS} = 1.5 \text{ V}, \text{I}_{IAC} = 100 \text{ }\mu\text{A}, \text{I}_{ISENSE} = 0 \text{ V}, \text{V}_{CAO} = 3.5 \text{ V}, \text{V}_{VAO} = 5 \text{ V}, \text{V}_{VSENSE} = 3 \text{ V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OSCILI	LATOR	·	•				
	Initial accuracy	$T_A = 25^{\circ}C$	85	100	115	kHz	
	Voltage stability	$12 \text{ V} \le \text{V}_{CC} \le 18 \text{ V}$		1%			
	Total variation	Line, temperature	80		120	kHz	
	Ramp amplitude (peak-to-peak)		4.9		5.9		
	Ramp valley voltage		0.8		1.3	V	
ENABL	E/SOFT-START/CURRENT LIMIT	·	•				
	Enable threshold voltage		2.35	2.55	2.80	V	
	Enable hysteresis	V <sub>FAULT</sub> = 2.5 V		500	600	mV	
	Enable input bias current	V <sub>ENA</sub> = 0 V		-2	-5	μA	
	Propagation delay to disable time <sup>(1)</sup>	Enable overdrive = 100 mV		300		ns	
	Soft-start charge current	V <sub>SS</sub> = 2.5 V	10	14	24	μΑ	
	Peak limit offset voltage		-15		15	mV	
	Peak limit input current	V <sub>PKLMT</sub> = -0.1 V	-200	-100		μΑ	
	Peak limit propagation delay time <sup>(1)</sup>			150		ns	
MULTI	PLIER		•				
	Output current, I <sub>AC</sub> limited	$I_{AC}$ = 100 μA, V <sub>RMS</sub> = 1 V, R <sub>SET</sub> = 10 kΩ	-220	-200	-170	_	
	Output current, zero	I <sub>AC</sub> = 0 μA, R <sub>SET</sub> = 10 kΩ	-2	-0.2	2	2 <sup>μA</sup>	
	Output current, power limited	V <sub>RMS</sub> = 1.5 V, Va = 6 V	-230	-200	-170		
		V <sub>RMS</sub> = 1.5 V, Va = 2 V		-22		μΑ	
		V <sub>RMS</sub> = 1.5 V, Va = 5 V		-156			
	Output current	$V_{RMS} = 5 V$ , $Va = 2 V$		-2		μA	
		$V_{RMS} = 5 V$ , $Va = 5 V$		-14			
	Gain constant <sup>(2)</sup>	$V_{RMS} = 1.5 V$ , $Va = 6V$ , $T_A = 25^{\circ}C$	-1.1	-1	-0.9	A/A	
GATE I	DRIVER						
√он	High-level output voltage	$I_{OUT} = -200 \text{ mA}, \text{ V}_{CC} = 15 \text{ V}$	12	12.8			
VOL	Low-level output voltage	I <sub>OUT</sub> = 200 mA		1	2.2	V	
		I <sub>OUT</sub> = 10 mA		300	500	mV	
	Low-level UVLO voltage	I <sub>OUT</sub> = 50 mA, V <sub>CC</sub> = 0 V		0.9	1.5	V	
	Output rise time <sup>(1)</sup>	$C_{LOAD} = 1 \text{ nF}$		35			
	Output fall time <sup>(1)</sup>	C <sub>LOAD</sub> = 1 nF		35		ns	
	Output peak current <sup>(1)</sup>	C <sub>LOAD</sub> = 10 nF		1.0		А	

(1) Ensured by design. Not production tested.

(2) Gain constant. (K) = 
$$\frac{I_{IAC} \times \left(V_{VAO} - 1.5 V\right)}{\left[\left(V_{VRMS}\right)^2 \times I_{MOUT}\right]}$$



#### **TERMINAL FUNCTIONS**

TERMINAL					
NAME	PACKA J/N/DW	AGES Q/L	I/O	DESCRIPTION	
CAO	3	4	0	Output of the wide bandwidth current amplifier and one of the inputs to the PWM duty-cycle comparator. The output signal generated by this amplifier commands the PWM to force the correct input current. The output can swing from 0.1 V to 7.5 V.	
СТ	14	18	I	Capacitor from CT to GND sets the PWM oscillator frequency	
ENA	10	13	I	A nominal voltage above 2.65 V on this pin allows the device to begin operating. Once operating, the device shuts off if this pin goes below 2.15 V nominal.	
GND	1	2	-	All bypass and timing capacitors connected to GND should have leads as short and direct as possible. All voltages are measured with respect GND.	
GTDRV	16	20	0	Output of the PWM is a 1.5-A peak totem-pole MOSFET gate driver on GTDRV. This output is internally clamped to 15 V so that the device can be operated with VCC as high as 35 V. Use a series gate resistor of at least 5 $\Omega$ to prevent interaction between the gate impedance and the GTDRV output driver that might cause the GTDRV output to overshoot excessively. Some overshoot of the GTDRV output is always expected when driving a capacitive load.	
IAC	6	8	I	Current input to the multiplier, proportional to the instantaneous line voltage. This input to the analog multiplier is a current. The multiplier is tailored for low distortion from this current input (I <sub>AC</sub> ) to MOUT, so this is the only multiplier input that should be used for sensing instantaneous line voltage. The nominal voltage on ac is 6 V, so in addition to a resistor from I <sub>AC</sub> to rectified 60 Hz, connect a resistor from IAC to VREF. If the resistor to VREF is one-fourth of the value of the resistor to the rectifier, then the 6-V offset is cancelled, and the line current has minimal cross-over distortion.	
ISENSE	4	5	I	Switch current sensing input. This is the inverting input to the current amplifier. This input and the non-inverting input MOUT remain functional down to and below GND. Care should be taken to avoid taking these inputs below –0.5 V, because they are protected with diodes to GND.	
MOUT	5	7	I/O	Multiplier output and current sense plus. The output of the analog multiplier and the non-inverting input of the current amplifier are connected together at MOUT. The cautions about taking ISENS	
PKLMT	2	3	I	Peak limit. The threshold for PKLMT is 0 V. Connect this input to the negative voltage on the current sense resistor. Use a resistor to REF to offset the negative current sense signal up to GND.	
RSET	12	15	I	Oscillator charging current and multiplier limit set. A resistor from RSET to ground programs oscillator charging current. Multiplier output current does not exceed 3.75 V divided by the resistor from RSET to ground.	
SS	13	17	I	Soft-start. SS remains at GND as long as the device is disabled or $V_{CC}$ is too low. SS pulls up to over 8 V by an internal 14-mA current source when both $V_{CC}$ becomes valid and the device is enabled. SS acts as the reference input to the voltage amplifier if SS is below VREF. With a large capacitor from SS to GND, the reference to the voltage regulating amplifier rises slowly, and increase the PWM duty cycle slowly. In the event of a disable command or a supply dropout, SS will quickly discharge to ground and disable the PWM.	
VAO	7	9	Ι	Voltage amplifier input	
VCC	15	19	I	Positive supply rail	
VREF	9	12	0	Used to set the peak limit point and as an internal reference for various device functions. This voltage must be present for the device to operate.	
VRMS	8	10	I	One of the inputs into the multiplier. This pin provides the input RMS voltage to the multiplier circuitry.	
VSENSE	11	14	I	This pin provides the feedback from the output. This input goes into the voltage error amplifier and the output of the error amplifier is another of the inputs into the multiplier circuit.	

#### FUNCTIONAL DESCRIPTION

The UC2854B is designed as a pin compatible upgrade to the industry standard UC2854 active power factor correction circuits. The circuit enhancements allow the user to eliminate in most cases several external components currently required to successfully apply the UC2854. In addition, linearity improvements to the multiply, square and divide circuitry optimizes overall system performance. Detailed descriptions of the circuit enhancements are provided below. For in-depth design applications reference data see the application notes, UC2854 Controlled Power Factor Correction Circuit Design (SLUA144) and UC2854A and UC2854B Advanced Power Factor Correction Control ICs (SLUA177).

#### Multiply/Square and Divide

The UC2854B multiplier design maintains the same gain constant  $\left(K = \frac{-1}{V}\right)$  as the UC2854. The relationship between the inputs and output current is given as:

$$I_{MOUT} = I_{iAC} \times \frac{(V_{VAO} - 1.5 V)}{K \times (V_{VRMS})^2}$$
(1)

This is nearly the same as the UC2854, but circuit differences have improved the performance and application.

The first difference is with the IAC input. The UC2854B regulated this pin voltage to the nominal 500 mV over the full operating temperature range, rather than the 6 V used on the UC2854. The low offset voltage eliminates the need for a line zero crossing compensating resistor to VREF from IAC that UC2854 designs require. The maximum current at high line into Iac should be limited to 250 µA for best performance.

Therefore, if 
$$V_{VAC(max)} = 270 V$$
,

$$\mathsf{R}_{\mathsf{IAC}} = \frac{270 \times 1.414}{250 \,\mu\mathsf{A}} = 1.53 \,\mathsf{M}\Omega \tag{2}$$

The V<sub>RMS</sub> pin linear operating range is improved with the UC2854B as well. The input range for VRMS extends from 0 V to 5.5 V. Since the UC2854A squaring circuit employs an analog multiplier, rather than a linear approximation, accuracy is improved, and discontinuities are eliminated. The external divider network connected to VRMS should produce 1.5 V at low line (85 VAC). This puts 4.77 V on VRMS at high line (27 VAC) which is well within its operating range.

The voltage amplifier output forms the third input to the multiplier and is internally clamped to 6 V. This eliminated an external zener clamp often used in UC2854 designs. The offset voltage at this input to the multiplier has been raised on the UC2854A/B to 1.5 V.

The multiplier output pin, which is also common to the current amplifier non-inverting input, has a -0.3 V to 5 V output range, compared to the -0.3 V to 2.5 V range of the UC2854. This improvement allows the UC2854B to be used in applications where the current sense signal amplitude is large.

#### **Voltage Amplifier**

The UC2854B voltage amplifier design is essentially similar to the UC2854 with two exceptions. The first is with the internal connection. The lower voltage reduces the amount of charge on the compensation capacitors, which provides improved recovery form large signal events, such as line dropouts, or power interruption. It also minimizes the dc current flowing through the feedback. The output of the voltage amplifier is also changes. In addition to a 6-V temperature compensated clamp, the output short circuit current has been lowered to 2 mA typical and an active pull down has replaced the passive pull down of the UC2854.



#### **Current Amplifier**

The current amplifier for an average current PFC controller needs a low offset voltage in order to minimize AC line current distortion. With this in mind, the UC2854B current amplifier has improved the input offset voltage from  $\pm 4$  mV to 0 V to  $\pm 3$  mV. The negative offset of the UC2854B assures that the PWM circuit will not drive the MOSFET is the current command is zero (both current amplifier inputs zero.) Previous designs required an external offset cancellation network to implement this key feature. The bandwidth of the current amplifier has been improved as well to 5 MHz typical. While this is not generally an issue at 50-Hz or 60-Hz inputs, it is essential for 400-Hz input avionics applications

#### Miscellaneous

Several other important enhancements have been implemented in the UC2854B. A V<sub>CC</sub> supply voltage clamp at 20 V allows the controller to be current fed if desired. The lower startup supply current (250 mA typical), substantially reduces the power requirements of an offline startup resistor. The 10.5 V/10 V UVLO option (UC2854B) enables the controller to be powered off of an auxiliary 12-V supply.


The VREF GOOD comparator assures that the MOSFET driver output remains low if the supply of the 7.5 V reference are not yet up. This improvement eliminates the need for external Schottky diodes on the PKLMT and Mult Out pins that some UC2854 designs require. The propagation delay of the disable feature has been improved to 300 ns typical. This delay was proportional to the size of the VREF capacitor on the UC2854 and is typically several orders of magnitude slower.



### UC2854B-EP

SGLS318 - NOVEMBER 2005








## UC2854B-EP


#### SGLS318 - NOVEMBER 2005





DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated