Trimmed Offset Voltage:

TLC27L9 . . . 900 μ V Max at 25°C, V_{DD} = 5 V

- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:

0°C to 70°C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V

- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Ultra-Low Power . . . Typically 195 μW at 25°C, V_{DD} = 5 V
- Output Voltage Range includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity


description


The TLC27L4 and TLC27L9 quad operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, extremely low power, and high gain.

These devices use Texas instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and low-power consumption make these cost-effective devices ideal for high-gain, low- frequency, low-power applications. Four offset voltage grades are available (C-suffix and l-suffix types), ranging from the low-cost TLC27L4 (10 mV) to the high-precision TLC27L9 (900 μV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.


D, J, N, OR PW PACKAGE (TOP VIEW)





NC - No internal connection

DISTRIBUTION OF TLC27L9 INPUT OFFSET VOLTAGE



LinCMOS is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS. TEXAS 75265

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

description (continued)

In general, many features associated with bipolar technology are available on LinCMOS™ operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L4 and TLC27L9. The devices also exhibit low voltage single-supply operation and ultra-low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up.

The TLC27L4 and TLC27L9 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.


The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation from -55° C to 125° C.

AVAILABLE OPTIONS

			PA	CKAGED DEVIC	ES		CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
	900 μV	TLC27L9CD	_	_	TLC27L9CN	_	_
0°C to 70°C	2 mV	TLC27L4BCD	_	_	TLC27L4BCN	_	_
0 0 10 70 0	5 mV	TLC27L4ACD	_	_	TLC27L4ACN	_	_
	10 mV	TLC27L4CD	_	_	TLC27L4CN	TLC27L4CPW	TLC27L4Y
	900 μV	TLC27L9ID	_	_	TLC27L9IN	_	_
-40°C to 85°C	2 mV	TLC27L4BID	_	_	TLC27L4BIN	_	_
-40 C to 65 C	5 mV	TLC27L4AID	_	_	TLC27L4AIN	_	_
	10 mV	TLC27L4ID	_	_	TLC27L4IN	_	_
-55°C to 125°C	900 μV	TLC27L9MD	TLC27L9MFK	TLC27L9MJ	TLC27L9MN	_	_
-33 0 10 123 0	10 mV	TLC27L4MD	TLC27L4MFK	TLC27L4MJ	TLC27L4MN	_	_

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L9CDR).


equivalent schematic (each amplifier)



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TLC27L4Y chip information

These chips, when properly assembled, display characteristics similar to the TLC27L4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	18 V
Differential input voltage, V _{ID} (see Note 2)	$\dots \dots \pm V_{DD}$
Input voltage range, V _I (any input)	0.3 V to V _{DD}
Input current, I ₁	±5 mA
Output current, IO (each output)	±30 mA
Total current into V _{DD}	45 mA
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation Operating free-air temperature, T _A : C suffix	
·	0°C to 70°C
Operating free-air temperature, T _A : C suffix	0°C to 70°C –40°C to 85°C
Operating free-air temperature, T _A : C suffix	
Operating free-air temperature, T _A : C suffix	0°C to 70°C -40°C to 85°C -55°C to 125°C -65°C to 150°C
Operating free-air temperature, T _A : C suffix	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW	_
PW	700 mW	5.6 mW/°C	448 mW	_	_

recommended operating conditions

		C SU	FFIX	I SU	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD}		3	16	4	16	4	16	V
Common mode input voltage Vie	V _{DD} = 5 V	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, V _{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T _A †	TL TL	.C27L40 .C27L4 <i>I</i> .C27L4E .C27L90	AC AC	UNIT
						MIN	TYP	MAX	
		TLC27L4C	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		1.1	10	
		12027240	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L4AC	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		0.9	5	1111
VIO	Input offset voltage	1202124710	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			6.5	
٧IO	input onset voltage	TLC27L4BC	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		240	2000	
		TEOZITEADO	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L9C	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		200	900	μν
		12027250	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1500	
ανιο	Average temperature coe offset voltage	efficient of input			25°C to 70°C		1.1		μV/°C
	land affect comment (con	Note 4)	V 05V	V 0.5.V	25°C		0.1		Λ
IIO	Input offset current (see	Note 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	70°C		7	300	pΑ
	Lawrett his a seemant (a.s. N	-1- 1	V 05V	V 0.5.V	25°C		0.6		·- A
IB	Input bias current (see N	ote 4)	V _O = 2.5 V,	$V_{IC} = 2.5 V$	70°C		40	600	pΑ
.,	Common mode input vol	age range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	0°C	3	4.1		V
					70°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	50	520		
A_{VD}	Large-signal differential value amplification	roltage	$V_0 = 2.5 \text{ V to 2 V},$	$R_L = 1 M\Omega$	0°C	50	680		V/mV
	amplification				70°C	50	380		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	V _{IC} = V _{ICR} min		0°C	60	95		dB
					70°C	60	95		
					25°C	70	97		
ksvr	Supply-voltage rejection	ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	0°C	60	97		dB
	$(\Delta V_{DD}/\Delta V_{IO})$				70°C	60	98		
					25°C		40	68	
I_{DD}	Supply current (four amp	lifiers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V,$	0°C		48	84	μΑ
			1 NO IOAU		70°C		31	56	

[†] Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	τ _A †	TL TL	.C27L4(.C27L4 <i>l</i> .C27L4E .C27L9(AC BC	UNIT
						MIN	TYP	MAX	
		TLC27L4C	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L4AC	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		0.9	5	
VIO	Input offset voltage		$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			6.5	
10	par oneor renage	TLC27L4BC	$V_0 = 1.4 V$	$V_{IC} = 0$,	25°C		260	2000	
			$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3000	μV
		TLC27L9C	$V_0 = 1.4 \text{ V},$	$V_{IC} = 0$,	25°C		210	1200	μ,
		1.2027.200	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1900	
α_{VIO}	Average temperature co input offset voltage	efficient of			25°C to 70°C		1		μV/°C
li o	Input offeet ourrent (eee	Note 4)	V0 - 5 V	\/:0 - F \/	25°C		0.1		π Λ
IO	Input offset current (see	Note 4)	$V_0 = 5 V$,	$V_{IC} = 5 V$	70°C		7	300	pА
I	lanut hina aumant (a.a. N	-4- 4)	V- 5V	V 5.V	25°C		0.7		A
IB	Input bias current (see N	ote 4)	$V_0 = 5 V$,	VIC = 2 V	70°C		50	600	pΑ
.,	Common-mode input vol	tage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)	ŭ ŭ			Full range	-0.2 to 8.5			V
					25°C	8	8.9		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	0°C	7.8	8.9		V
					70°C	7.8	8.9		
					25°C		0	50	
V_{OL}	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	0°C		0	50	mV
					70°C		0	50	
					25°C	50	870		
AVD	Large-signal differential amplification	/oltage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	0°C	50	1020		V/mV
	amplification				70°C	50	660		
					25°C	65	97		
CMRR	Common-mode rejection	ratio	$V_{IC} = V_{ICR}min$		0°C	60	97		dB
					70°C	60	97		
					25°C	70	97		
ksvr	Supply-voltage rejection ($\Delta V_{DD}/\Delta V_{IO}$)	ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	0°C	60	97		dB
	(21D)/21(I)				70°C	60	98		
					25°C		57	92	
I_{DD}	Supply current (four amp	lifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$	0°C		72	132	μΑ
			1110 1000		70°C		44	80	1

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST COND	DITIONS	T _A †	TL TL	.C27L4I .C27L4 <i>I</i> .C27L4E .C27L9I	AI BI	UNIT
		_				MIN	TYP	MAX	
		TLC27L4I	$V_0 = 1.4 V,$	$V_{IC} = 0$,	25°C		1.1	10	
		12027241	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			13	mV
		TLC27L4AI		$V_{IC} = 0$,	25°C		0.9	5	111 V
VIO	Input offset voltage	TEOZITE	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			7	
1 10	input onset voltage	TLC27L4BI		$V_{IC} = 0$,	25°C		240	2000	
		120272401	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L9I		$V_{IC} = 0$,	25°C		200	900	μν
		12027201	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			2000	
ανιο	Average temperature coe offset voltage	fficient of input			25°C to 85°C		1.1		μV/°C
		1-1-4	V 05V	., 0.5.,	25°C		0.1		A
lio	Input offset current (see I	Note 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	85°C		24	1000	pΑ
	Lament Islam assume at the an NI	-1-4	V 05V	., 0.5.	25°C		0.6		A
IB	Input bias current (see No	ote 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	85°C		200	2000	pΑ
	Common-mode input volt	age range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	ago rango			Full range	-0.2 to 3.5			V
					25°C	3.2	4.1		
∨он	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	-40°C	3	4.1		V
					85°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	480		
A _{VD}	Large-signal differential v amplification	oltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	-40°C	50	900		V/mV
	ampimoation				85°C	50	330		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	V _{IC} = V _{ICR} min		-40°C	60	95		dB
					85°C	60	95		
					25°C	70	97		
ksvr	Supply-voltage rejection (ΔV _{DD} /ΔV _{IO})	atio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	-40°C	60	97		dB
	(7,00,7,10)				85°C	60	98		
			0.534		25°C		39	68	
I _{DD}	Supply current (four amp	ifiers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V,$	-40°C		62	108	μΑ
					85°C		29	52	

[†]Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	T _A †	TI TI TI	_C27L4I _C27L4 <i>I</i> _C27L4E _C27L9I	AI BI	UNIT
		<u> </u>				MIN	TYP	MAX	
		TLC27L4I	$V_{O} = 1.4 \text{ V},$ RS = 50 Ω ,	$V_{IC} = 0$, $R_{L} = 1 M\Omega$	25°C		1.1	10	
					Full range			13	mV
		TLC27L4AI	$V_0 = 1.4 \text{ V},$ RS = 50 Ω ,	$V_{IC} = 0$, $R_{L} = 1 M\Omega$	25°C	<u> </u>	0.9	5	
VIO	Input offset voltage				Full range	<u> </u>		7	
		TLC27L4BI	$V_O = 1.4 \text{ V},$ $R_S = 50 \Omega,$	$V_{IC} = 0$, $R_{L} = 1 M\Omega$	25°C	<u> </u>	260	2000	
			<u> </u>		Full range	<u> </u>		3500	μV
		TLC27L9I	$V_O = 1.4 \text{ V},$ RS = 50 Ω ,	$V_{IC} = 0$, $R_{L} = 1 M\Omega$	25°C	<u> </u>	210	1200	
			KS = 50 12,	KL = 1 10122	Full range			2900	
αVIO	Average temperature coef offset voltage	ficient of input			25°C to 85°C		1		μV/°C
	Input offset current (see N	ote 4)	V _O = 5 V,	V _{IC} = 5 V	25°C		0.1		pА
10	input onset current (see N	016 4)	V() = 3 V,	AIC = 2 A	85°C		26	1000	PΑ
lin	Input bias current (see No	to 4)	V _O = 5 V,	V _{IC} =.5 V	25°C		0.7		pА
lΒ	input bias current (see No	le 4)	VO = 5 V,	VIC =:2 ∧	85°C		220	2000	PΑ
	Common-mode input volta	ige range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.9		
VOH	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	−40°C	7.8	8.9		V
					85°C	7.8	8.9		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−40°C		0	50	mV
					85°C		0	50	
					25°C	50	800		
A _{VD}	Large-signal differential vo amplification	ltage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	−40°C	50	1550		V/mV
	ampilloation				85°C	50	585		
					25°C	65	97		
CMRR	Common-mode rejection r	atio	V _{IC} = V _{ICR} min		−40°C	60	97		dB
					85°C	60	98		<u></u>
					25°C	70	97		
ksvr	Supply-voltage rejection ra (ΔV _{DD} /ΔV _{IO})	atio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	−40°C	60	97		dB
	עם ישטים יוטו				85°C	60	98		
			l		25°C		57	92	
I_{DD}	Supply current (four amplit	fiers)	V _O = 5 V, No load	$V_{IC} = 5 V$	−40°C		98	172	μΑ
			110.000		85°C		40	72	

[†]Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



^{5.} This range also applies to each input individually.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST COND	DITIONS	τ _A †		.C27L4N .C27L9N		UNIT
						MIN	TYP	MAX	
		TLC27L4M	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	mV
\/\·o	Input offset voltage	T LOZ/ L4IVI	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	IIIV
VIO	input onset voltage	TLC27L9M	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	900	\/
		TLG27L9W	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3750	μV
ανιο	Average temperature coeff offset voltage	icient of input			25°C to 125°C		1.4		μV/°C
1	Input offeet ourrent (e.e. N.	ata 4\	V- 25V	\/.a 2.5.\/	25°C		0.1		pА
lio	Input offset current (see No	ote 4)	V _O = 2.5 V,	$V_{IC} = 2.5 V$	125°C		1.4	15	nA
1	lanut bina aumant (ana Nat	4\	V- 05V	V:- 0.5.V	25°C		0.6		pА
lΒ	Input bias current (see Not	e 4)	$V_0 = 2.5 V$,	$V_{IC} = 2.5 V$	125°C		9	35	nA
V	Common-mode input volta	ge range			25°C	-0.2 to 4	-0.3 to 4.2		٧
VICR	(see Note 5)				Full range	-0.2 to 3.5			٧
					25°C	3.2	4.1		
Vон	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	−55°C	3	4.1		V
					125°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	50	480		
AVD	Large-signal differential vo amplification	ltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	−55°C	25	950		V/mV
	априновион				125°C	25	200		
					25°C	65	94		
CMRR	Common-mode rejection ra	atio	V _{IC} = V _{ICR} min		−55°C	60	95		dB
					125°C	60	85		
	0 1 1 1 1				25°C	70	97		
ksvr	Supply-voltage rejection ra (ΔVDD/ΔVIO)	tio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \ V$	−55°C	60	97		dB
	יטטיבייטט/				125°C	60	98		
			.,		25°C		39	68	
I _{DD}	Supply current (four amplif	iers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V$	−55°C		69	120	μΑ
					125°C		27	48	

† Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	T _A †	TLC27L4M TLC27L9M		UNIT	
					"	MIN	TYP	MAX	
		TI 0071 4N4	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	\/
	land offertualtane	TLC27L4M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
VIO	Input offset voltage	TI 0071 014	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	1200	\/
		TLC27L9M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			4300	μV
ανιο	Average temperature coef input offset voltage	ficient of			25°C to 125°C		1.4		μV/°C
1	land offert comment (see N	lata 4\	V- 5V	\/ F\/	25°C		0.1		pА
IIO	Input offset current (see N	iote 4)	V _O = 5 V,	$V_{IC} = 5 V$	125°C		1.8	15	nA
	lanut bina aumant (ana Na	4- 4)	V 5V	V 5.V	25°C		0.7		pА
lΒ	Input bias current (see No	te 4)	$V_0 = 5 V$,	$V_{IC} = 5 V$	125°C		10	35	nA
V	Common-mode input volta	age range			25°C	0 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	0 to 8.5			V
					25°C	8	8.9		
VOH	High-level output voltage		$V_{ID} = 100 \text{ mV},$	$R_L = 1 M\Omega$	−55°C	7.8	8.8		V
					125°C	7.8	9		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOF = 0	−55°C		0	50	mV
					125°C		0	50	
					25°C	50	800		
A_{VD}	Large-signal differential vo amplification	oltage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	−55°C	25	1750		V/mV
					125°C	25	380		
					25°C	65	97		
CMRR	Common-mode rejection r	atio	V _{IC} = V _{ICR} min		−55°C	60	97		dB
					125°C	60	91		
	Owner to see the second	- 1' -			25°C	70	97		
ksvr	Supply-voltage rejection ra $(\Delta V_{DD}/\Delta V_{IO})$	atio	$V_{DD} = 5 V \text{ to } 10 V,$	$V_0 = 1.4 \text{ V}$	−55°C	60	97		dB
					125°C	60	98		
			V 5.V		25°C		57	92	
I_{DD}	Supply current (four ampli	fiers)	V _O = 5 V, No load	vIC = 2 v	−55°C		111	192	μΑ
					125°C		35	60	

† Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and Input offset current below 5 pA were determined mathematically.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONI	OITIONS	TI	LC27L4Y	′	UNIT
	FARAMETER	I ESI CONL	DITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = 1.4 \text{ V},$ $R_{S} = 50 \Omega,$	$V_{IC} = 0,$ $R_L = 1 M\Omega$		1.1	10	mV
ανιο	Average temperature coefficient of input offset voltage	$T_A = 25^{\circ}C \text{ to } 70^{\circ}C$			1.1		μV/°C
lio	Input offset current (see Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V		0.1		pА
I _{IB}	Input bias current (see Note 4)	$V_0 = 2.5 V$,	V _{IC} = 2.5 V		0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2		V
Vон	High-level output voltage	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	3.2	4.1		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	50	520		V/mV
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		65	94		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	70	97		dB
I _{DD}	Supply current (four amplifiers)	V _O = 2.5 V, No load	V _{IC} = 2.5 V,		40	68	μА

electrical characteristics at specified free-air temperature, V_{DD} = 10 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONI	OITIONS	TI	_C27L4Y	′	UNIT
	PARAMETER	IESI CONL	DITIONS	MIN	TYP	MAX	UNII
VIO	Input offset voltage	$V_O = 1.4 \text{ V},$ $R_S = 50 \Omega,$	$V_{IC} = 0,$ $R_L = 1 M\Omega$		1.1	10	mV
αγιο	Average temperature coefficient of input offset voltage	$T_A = 25^{\circ}C$ to $70^{\circ}C$			1		μV/°C
IIO	Input offset current (see Note 4)	V _O = 5 V,	V _{IC} = 5 V		0.1		pА
I _{IB}	Input bias current (see Note 4)	V _O = 5 V,	V _{IC} = 5 V		0.7		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 9	-0.3 to 9.2		V
Vон	High-level output voltage	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	8	8.9		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0		0	50	mV
A _{VD}	Large-signal differential voltage amplification	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	50	870		V/mV
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		65	97		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	70	97		dB
I _{DD}	Supply current (four amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,		57	92	μА

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4C TLC27L4AC TLC27L4BC TLC27L9C			UNIT
					MIN	TYP	MAX	
				25°C		0.03		
			V _{IPP} = 1 V	0°C		0.04		
SR	Claus rate at unity main	$R_L = 1 M\Omega$,		70°C		0.03		\//v.o
J SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/μS
			V _{IPP} = 2.5 V	0°C		0.03		
				70°C		TLC27L4AC TLC27L4BC TLC27L9C N TYP MAX 0.03 0.04 0.03 0.03 V/μs		
Vn	Equivalent input noise voltage	f = 1 kHZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		5		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_I = 1 M\Omega,$	C _L = 20 pF, See Figure 1	0°C		6		kHz
		1 1 1 1 1 1 1 1 2 2 ,	Gee rigure r	70°C		4.5		
			_	25°C		85		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	0°C		100		kHz
		Joee rigure 3		70°C		65		
		1011	(5	25°C		34°		
φm	Phase margin	$V_{ } = 10 \text{ mV},$ $C_{ } = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C		36°		
	Filase margin] = = p.,	222 : .9410 0	70°C		30°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4C TLC27L4AC TLC27L4BC TLC27L9C			UNIT
					MIN	TYP	MAX	
				25°C		0.05		
1			$V_{IPP} = 1 V$	0°C		0.05		
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, $C_I = 20 pF$,		70°C		0.04		V/μs
	Siew rate at unity gain	See Figure 1		25°C		0.04		ν/μ5
			V _{IPP} = 5.5 V	0°C		0.05		
				70°C		0.04	nV/√	
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C	70			nV/√ Hz
				25°C		1		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	C _L = 20 pF, See Figure 1			1.3		kHz
		1 1 1 1 1 1 1 1 2 2 ,	See rigure r	70°C		0.9		
				25°C	110			
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	0°C		125		kHz
		occ riguic 3		70°C		90		
		10 11	. 5	25°C		38°		
φm	Phase margin	$V_{l} = 10 \text{ mV},$ $C_{l} = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C		40°		
		CL = 20 p.,	220 . 194.00	70°C		34°		

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4I TLC27L4AI TLC27L4BI TLC27L9I			UNIT
					MIN	TYP	MAX	
				25°C		0.03		
			V _{IPP} = 1 V	−40°C		0.04		
SR	Slow rate at unity gain	$R_L = 1 M\Omega$,		85°C		0.03		\//!:0
SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/μs
]	V _{IPP} = 2.5 V	-40°C		0.04]
				85°C		0.02		
Vn	Equivalent input noise voltage	f = 1 HZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		5		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 1 M\Omega,$		-40°C		7		kHz
		1 1 1 1 1 1 1 2 1	Occ rigare r	85°C		7]	
				25°C		85		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	-40°C		130		kHz
		occ rigure 3		85°C		55		1
				25°C		34°		
φm	Phase margin		f = B ₁ , See Figure 3	-40°C		38°		
		CL = 20 p.,	23090.00	85°C		28°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4I TLC27L4AI TLC27L4BI TLC27L9I			UNIT
					MIN	TYP	MAX	
				25°C		0.05		
			$V_{IPP} = 1 V$	−40°C		0.06		
SR	Slow rate at unity gain	$R_L = 1 M\Omega$,		85°C		0.03		\//u0
J SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.04		V/μs
			V _{IPP} = 2.5 V	-40°C		0.05		
				85°C		0.03	3	
Vn	Equivalent input noise voltage	f = 1 HZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		1		
Вом	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	, C _L = 20 pF, , See Figure 1	-40°C		1.4		kHz
			See rigure r	85°C		0.8		
				25°C		110		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	-40°C		155		kHz
		occ riguic o		85°C		80		
		10 11		25°C		38°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{I} = 20 \text{ pF}$	f = B ₁ , See Figure 3	−40°C		42°		
				85°C		32°		

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	PARAMETER	TEST CO	NDITIONS	TA		LC27L4 LC27L9		UNIT
					MIN	TYP	MAX	
				25°C		0.03		
			V _{IPP} = 1 V	−55°C		0.04		
SR	Clay rate at unity gain	$R_L = 1 M\Omega$,		125°C		0.02		\//uo
J SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		ν/μ5
			V _{IPP} = 2.5 V	−55°C		0.04		
				125°C		0.02	C27L9M UNIT TYP MAX 0.03 0.04 0.02 0.03 0.04 0.03 0.04 0.02	
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		5		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 1 M\Omega,$	C _L = 20 pF, See Figure 1	−55°C		8		kHz
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	oco riguro r	125°C		3	8 kH	
		.,,		25°C	.== -			
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF,$	−55°C		140		kHz
		occ rigare s		125°C		45		
)/ 40 m)/	4 D	25°C		34°		
φm	Phase margin	$V_{\parallel} = 10 \text{ mV},$ $C_{\parallel} = 20 \text{ pF},$	f = B ₁ , See Figure 3	−55°C		39°		
	Thase margin			125°C		25°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4M TLC27L9M			UNIT
				- 1	MIN	TYP	MAX	
				25°C		0.05		
			V _{IPP} = 1 V	−55°C		0.06		
SR	Clay rate at unity gain	$R_L = 1 M\Omega$,		125°C		0.03		\//uo
J SK	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.04		V/μs
			V _{IPP} = 5.5 V	−55°C		0.06		
		See Figure 1 25°C 0.04						
Vn	Equivalent input noise voltage		$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		1		
ВОМ	Maximum output-swing bandwidth	VO = VOH, $R_L = 1 M\Omega,$	C _L = 20 pF, See Figure 1	−55°C		1.5		kHz
		1 1 10122,	occ rigure r	125°C		0.7		
				25°C		110		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF,$	−55°C		165		kHz
		occ rigare 3		125°C		70		
		14 4014	(5	25°C		38°		
φm	Phase margin	$V_{l} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3	−55°C		43°		
	Thase margin	-0 p.,	2229410 0	125°C		29°		

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics, V_{DD} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	TL	.C27L4Y	′	UNIT
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, $C_L = 20 pF$,	V _{IPP} = 1 V		0.03		V/μs
SK	Siew rate at unity gain	See Figure 1	V _{IPP} = 2.5 V		0.03		ν/μ5
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,		70		nV/√ Hz
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 1 M\Omega,$	C _L = 20 pF, See Figure 1		5		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,		85		kHz
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	$f = B_1$, See Figure 3		34°		

operating characteristics, V_{DD} = 10 V, T_A = 25°C

	PARAMETER	TEST COL	NDITIONS	TL	.C27L4Y	,	UNIT
	PARAMETER	1231 001	NDITIONS	MIN	TYP	MAX	UNIT
SR	R Slew rate at unity gain		V _{IPP} = 1 V		0.05		V/µs
SK	Siew rate at unity gain	C _L = 20 pF, See Figure 1	V _{IPP} = 5.5 V		0.04		ν/μ5
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,		70		nV/√ Hz
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 1 M\Omega,$	C _L = 20 pF, See Figure 1		1		kHz
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,		110		kHz
φm	Phase margin	$V_I = 10 \text{ mV},$ $C_L = 20 \text{ pF},$	f = B ₁ , See Figure 3		38°		

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC27L4 and TLC27L9 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC27L4 and TLC27L9 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (J and N packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
αVIO	Temperature coefficient	Distribution	8, 9
Vон	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
I _{IB} /I _{IO}	Input bias and input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	29
В1	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
^ф т	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive loads	34 35 36
٧n	Equivalent input noise voltage	vs Frequency	37
ф	Phase shift	vs Frequency	32, 33

DISTRIBUTION OF TLC27L4 INPUT OFFSET VOLTAGE 70 905 Amplifiers Tested From 6 Wafer Lots $V_{DD} = 5 V$ 60 $T_A = 25^{\circ}C$ N Package Percentage of Units – % 50 40 30 20 10 0 -5 -3 -2 -1 0

Figure 6

VIO - Input Offset Voltage - mV

DISTRIBUTION OF TLC27L4 AND TLC27L9

INPUT OFFSET VOLTAGE

TEMPERATURE COEFFICIENT 70 356 Amplifiers Tested From 8 Wafer Lots $V_{DD} = 5 V$ 60 T_A = 25°C to 125°C N Package Percentage of Units – % 50 **Outliers:** (1) 19.2 μV/°C (1) 12.1 μV/°C 40 30 20 10 -10 -8 -6 -4 -20 2 6 10

 $\alpha_{\mbox{VIO}}$ – Temperature Coefficient – $\mu\mbox{V}\slash\!\!/^{\circ}\mbox{C}$

Figure 8

DISTRIBUTION OF TLC27L4 INPUT OFFSET VOLTAGE




Figure 7

DISTRIBUTION OF TLC27L4 AND TLC27L9 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 9

TYPICAL CHARACTERISTICS[†]





Figure 10









Figure 11

HIGH-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.







Figure 14



LOW-LEVEL OUTPUT VOLTAGE

vs

COMMON-MODE INPUT VOLTAGE




Figure 15

LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE






Figure 17

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION



LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 19

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE





Figure 21

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



INPUT BIAS CURRENT AND INPUT OFFSET CURRENT vs



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT VS SUPPLY VOLTAGE





Figure 23

Figure 22



SUPPLY CURRENT vs





Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]








Figure 26





MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs



25

T_A - Free-Air Temperature - °C

50

0

125

100



8.0

0.7


0.6

0.5


-50

Figure 28

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VS





Figure 33








Figure 35

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.







single-supply operation

While the TLC27L4 and TLC27L9 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27L4 and TLC27L9 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27L4 and TLC27L9 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.





Figure 38. Inverting Amplifier With Voltage Reference

single-supply operation (continued)



(b) OLI ARATE BIT AGGED GOTT ET RAILO (protottou)

Figure 39. Common Versus Separate Supply Rails

input characteristics

The TLC27L4 and TLC27L9 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1$ V at $T_A=25$ °C and at $V_{DD}-1.5$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L4 and TLC27L9 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L4 and TLC27L9 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27L4 and TLC27L9 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.



noise performance (continued)





Figure 40. Guard-Ring Schemes


output characteristics

The output stage of the TLC27L4 and TLC27L9 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.


All operating characteristics of the TLC27L4 and TLC27L9 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.








(b) $C_L = 260 \text{ pF}$, $R_L = NO \text{ LOAD}$






(d) TEST CIRCUIT

Figure 41. Effect of Capacitive Loads and Test Circuit



output characteristics (continued)

Although the TLC27L4 and TLC27L9 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (Rb) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately $60~\Omega$ and $180~\Omega$, depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Second, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.



v₀

Figure 42. Resistive Pullup to Increase VOH

Figure 43. Compensation for Input Capacitance

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC27L4 and TLC27L9 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L4 and TLC27L9 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μF typical) located across the supply rails as close to the device as possible.

latch-up (continued)

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.






Figure 44. Multivibrator




NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$

Figure 45. Set/Reset Flip-Flop




NOTE: $V_{DD} = 5 V \text{ to } 12 V$

Figure 46. Amplifier With Digital Gain Selection




NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$

Figure 47. Full-Wave Rectifier



NOTE: Normalized to FC = 1 kHz and RL = 10 k Ω

Figure 48. Two-Pole Low-Pass Butterworth Filter



NOTE:
$$V_{DD} = 5 \text{ V to } 16 \text{ V}$$

 $V_{O} = \frac{R2}{R1} (V_{IB} - V_{IA})$

Figure 49. Difference Amplifier



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC27L4ACD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4ACDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4ACDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4ACDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4ACN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4ACNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4AIDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4AIDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4AIN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4AINE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4BCD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BCDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BCDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BCDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BCN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4BCNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4BID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BIDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BIDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4BIN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4BINE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

PACKAGE OPTION ADDENDUM



8-Dec-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TLC27L4CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4CNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CPWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
TLC27L4CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4CPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L4IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L4MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
TLC27L4MJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TLC27L4MJB	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TLC27L9CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLC27L9CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM





som 8-Dec-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finisl	n MSL Peak Temp ⁽³⁾
						no Sb/Br)		
TLC27L9CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9CN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L9CNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L9CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9CNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC27L9IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L9INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLC27L9MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
TLC27L9MJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TLC27L9MJB	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited



to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

8-Dec-2008

information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

www.ti.com 2-Apr-2011


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC27L4ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4BIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4CNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TLC27L4CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27L4IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L4IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC27L9CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC27L9CNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TLC27L9IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com 2-Apr-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC27L4ACDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4AIDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4AIDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4BCDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4BCDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4BIDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4BIDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4CDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4CNSR	SO	NS	14	2000	346.0	346.0	33.0
TLC27L4CPWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TLC27L4IDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L4IPWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TLC27L9CDR	SOIC	D	14	2500	346.0	346.0	33.0
TLC27L9CNSR	SO	NS	14	2000	346.0	346.0	33.0
TLC27L9IDR	SOIC	D	14	2500	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com