

2.3V to 20V. 750-mA LOW-DROPOUT VOLTAGE REGULATOR

Check for Samples: TPS7A4501-SP

FEATURES

- QMLV Qualified SMD 5962-12224
- Optimized for Fast Transient Response
- Output Current: 750 mA
- High Output Voltage Accuracy: 1% at 25℃ (typical)
- Dropout Voltage: 300 mV
- Low Noise: 50μV_{RMS} (10 Hz to 100 kHz) for
 Vout = 5 V
- High Ripple Rejection: 68 dB at 1KHz
- 1-mA Quiescent Current
- No Protection Diodes Needed
- Controlled Quiescent Current in Dropout
- Wide Vin 2.3V to 20V
- Adjustable Output from 1.21 V to 20 V
- Less Than 1µA Quiescent Current in Shutdown
- Stable with Ceramic Output Capacitor
- Reverse-Battery Protection
- Reverse Current Protection

APPLICATIONS

- TPS7A4501-SP: Rad Tolerant Applications
- RF Components VCOs, Receivers, ADCs, Amplifiers
- Clock Distribution
- Clean Analog Supply Requirements
- TPS7A4501-SP Available in Military (-55℃ to 125℃) Temperature Range
- Engineering Evaluation (/EM) Samples are Available (1)
- (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of -55°C to 125°C or operating life.

DESCRIPTION

The TPS7A4501 is a low-dropout (LDO) regulator optimized for fast transient response. The device can supply 750 mA of output current with a dropout voltage of 300 mV. Operating quiescent current is 1 mA, dropping to less than 1 μ A in shutdown. Quiescent current is well controlled; it does not rise in dropout, as with many other regulators. In addition to fast transient response, the TPS7A4501 regulator has very low output noise, which makes it ideal for sensitive RF supply applications.

Output voltage range is from 1.21 V to 20 V. The TPS7A4501 is stable with output capacitance as low as 10 μ F. Small ceramic capacitors can be used without the necessary addition of ESR, as is common with other regulators. Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting, and reverse-current protection. The device is available as an adjustable device with a 1.21-V reference voltage. The TPS7A4501 regulator is available in 10-pin GDFP (U) package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS	
15 mils.	Silicon with backgrind	Floating	TiW/AlCu2	1627 nm	




Table 1. Bond Pad Coordinates in Microns⁽¹⁾

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
SHDN	1	1729.25	55.5	1879.25	205.5
IN	2	1037.25	875	1187.25	1025
IN	3	1460.75	1255.5	1610.75	1405.5
IN	4	1037.75	1384.5	1187.75	1534.5
OUT	5	774.25	1634.75	924.25	1784.75
OUT	6	675.25	1166	825.25	1316
OUT	7	345.5	1299.25	495.5	1449.25
SENSE/ADJ	8	55.5	213	205.5	363
GND	9	244	17.5	394	167.5

Product Folder Links: TPS7A4501-SP

(1) Substrate is not to be connected.



ABSOLUTE MAXIMUM RATINGS(1)

over operating junction temperature range (unless otherwise noted)

erer eperaning juneaur temperature range (annees enie		
	IN	–22 V to 22 V
	OUT	–22 V to 22 V
Input voltage range, V _{IN}	Input-to-output differential (2)	–22 V to 22 V
	ADJ	–7 V to 7 V
	SHDN	–22 V to 22 V
Maximum lead temperature (10-s soldering time), T _{lead}		260℃
Maximum operating junction temperature, T _J	150℃	
Storage temperature range, T _{stg}	–65℃ to 150℃	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T_J	Operating junction temperature	-55		125	C

THERMAL INFORMATION

		TPS7A4501-SP	
	THERMAL METRIC	U	UNITS
		10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	86.6	€/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (2)	10.3	€/W
θ_{JB}	Junction-to-board thermal resistance (3)	35.6	€/W
ΨЈТ	Junction-to-top characterization parameter ⁽⁴⁾	31.7	€/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁵⁾	53.5	℃/W

⁽¹⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

⁽²⁾ Absolute maximum input-to-output differential voltage cannot be achieved with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 22 V, the OUT pin may not be pulled below 0 V. The total measured voltage from IN to OUT can not exceed ±22 V.

⁽²⁾ The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽³⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

⁽⁴⁾ The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).

⁽⁵⁾ The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).



ELECTRICAL CHARACTERISTICS

Over operating junction temperature range $T_J = -55$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _J	MIN	TYP ⁽¹⁾	MAX	UNIT	
V	Minimum input voltage (2) (3)	$I_{LOAD} = 500 \text{ mA}$	25℃		1.9	2.3	V	
V_{IN}	Minimum input voitage (-)	I _{LOAD} = 750 mA	Full range		2.1	2.5	V	
		V _{IN} = 2.21 V, I _{LOAD} = 1 mA	25℃	1.196	1.21	1.224		
V_{ADJ}	ADJ pin voltage ^{(2) (4)}	V _{IN} = 2.5 V to 20 V, I _{LOAD} = 1 mA to 750 mA	Full range	1.174	1.21	1.246	V	
	Line regulation (2)	$\Delta V_{IN} = 2.21 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		1.5	4.5	mV	
	Load regulation ⁽²⁾	V _{IN} = 2.5 V,	25℃		2	8	mV	
	Load regulation 7	$\Delta I_{LOAD} = 1 \text{ mA to } 750 \text{ mA}$	Full range			18	IIIV	
		1 1	25℃		0.02	0.05		
		I _{LOAD} = 1 mA	Full range			0.07		
		100 1	25℃		0.085	0.10		
.,	Dropout voltage (5) (6)	I _{LOAD} = 100 mA	Full range			0.13	.,	
V_{DO}	$V_{OUT} = 2.4 \text{ V}$	L 500 A	25℃		0.17	0.21	V	
		I _{LOAD} = 500 mA	Full range			0.27		
			25℃		0.20	0.27		
		I _{LOAD} = 750 mA	Full range			0.33		
		I _{LOAD} = 0 mA	Full range		1	1.5		
		I _{LOAD} = 1 mA	Full range		1.1	1.6	mA	
I_{GND}	GND pin current ^{(6) (7)} V _{IN} = 2.5 V	I _{LOAD} = 100 mA	Full range		3.3	7		
	V _{IN} = 2.3 V	I _{LOAD} = 500 mA	Full range		15	30		
		I _{LOAD} = 750 mA	Full range		28	45		
e _N	Output voltage noise	$C_{OUT} = 22 \mu F$, $I_{LOAD} = 750 \text{ mA}$, $V_{IN} = 7 \text{ V}$, $V_{OUT} = 5 \text{ V}$ $B_W = 10 \text{ Hz}$ to 100 kHz			50		μV_{RMS}	
I _{ADJ}	ADJ pin bias current ^{(2) (8)}		25℃		3	7	μA	
		V _{OUT} = OFF to ON	Full range		0.9	2	.,	
	Shutdown threshold	V _{OUT} = ON to OFF	Full range	0.15	0.75		V	
		V _{SHDN} = 0 V	25℃		0.01	1		
SHDN	SHDN pin current	V _{SHDN} = 20 V	25℃		3	20	μA	
	Quiescent current in shutdown	V _{IN} = 6 V, V SHDN = 0 V	25℃		0.01	1	μA	
	Ripple rejection ⁽⁹⁾	$V_{IN} - V_{OUT} = 1.5 \text{ V (avg)}, V_{RIPPLE} = 0.5 \text{ V}_{P.P}, f_{RIPPLE} = 120 \text{ Hz}, I_{LOAD} = 0.75 \text{ A}$	25°C	60	68		dB	
	Current limit(9)	V _{IN} = 7 V, V _{OUT} = 0 V	25℃	1.7	1.9			
I _{LIMIT}	Current limit ⁽⁹⁾	V _{IN} = 2.5 V	Full range	1.6	1.9		Α	
I _{IL}	Input reverse leakage current	V _{IN} = -20 V, V _{OUT} = 0 V	Full range			300	μA	
I _{RO}	Reverse output current ⁽¹⁰⁾	V _{OUT} = 1.21 V, V _{IN} < 1.21 V	25℃		300	500	μA	

- (1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
- (2) The TPS7A4501 is tested and specified for these conditions with the ADJ pin connected to the OUT pin.
- (3) Dropout voltages are limited by the minimum input voltage specification under some output voltage/load conditions.
- (4) Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.
- (5) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage is equal to: V_{IN} V_{DROPOUT}.
 (6) To satisfy requirements for minimum input voltage, the TPS7A4501 is tested and specified for these conditions with an external resistor
- (6) To satisfy requirements for minimum input voltage, the TPS7A4501 is tested and specified for these conditions with an external resistor divider (two 4.12-kΩ resistors) for an output voltage of 2.4 V. The external resistor divider adds a 300-μA DC load on the output.
- (7) GND pin current is tested with V_{IN} = 2.5 V and a current source load. The GND pin current decreases at higher input voltages.
- (8) ADJ pin bias current flows into the ADJ pin.
- (9) Specification is guaranteed by characterization for KGD and is not tested in production.
- (10) Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin.


Product Folder Links: TPS7A4501-SP

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



DEVICE INFORMATION



TERMINAL FUNCTIONS

	PIN	DESCRIPTION
NO.	NAME	DESCRIPTION
1	SHDN	Shutdown. SHDN is used to put the TPS7A4501 regulator into a low-power shutdown state. The output is off when SHDN is pulled low. SHDNcan be driven by 5-V logic, 3-V logic or open-collector logic with a pullup resistor. The pullup resistor is required to supply the pullup current of the open-collector gate, normally several microamperes, and SHDN current, typically 3 µA. If unused, SHDN must be connected to V _{IN} . The device is in the low-power shutdown state if SHDN is not connected.
2, 3, 4	IN	Input. Power is supplied to the device through IN. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor (ceramic) in the range of 1 μ F to 10 μ F is sufficient. The TPS7A4501 regulator is designed to withstand reverse voltages on IN with respect to ground and on OUT. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device acts as if there is a diode in series with its input. There is no reverse current flow into the regulator, and no reverse voltage appears at the load. The device protects both itself and the load.
5	NC	This pin is not connected to any internal circuitry. It can be left floating or tied to VIN or GND.
6, 7, 8	OUT	Output. The output supplies power to the load. A minimum output capacitor (ceramic) of 10 μ F is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients.
9	ADJ	Adjust. This is the input to the error amplifier. ADJ is internally clamped to ± 7 V. It has a bias current of 3 μ A that flows into the pin. ADJ voltage is 1.21 V referenced to ground, and the output voltage range is 1.21 V to 20 V.
10	GND	Ground.



TYPICAL CHARACTERISTICS






Figure 1.




Product Folder Links: TPS7A4501-SP

Figure 2.



















Figure 19. Figure 20.



APPLICATION INFORMATION

The TPS7A4501 is a 750-mA low-dropout regulator optimized for fast transient response. The device is capable of supplying 750 mA at a dropout voltage of 300 mV. The low operating quiescent current (1 mA) drops to less than 1 µA in shutdown. In addition to the low quiescent current, the TPS7A4501 regulator incorporates several protection features that makes it ideal for use in battery-powered systems. The device is protected against both reverse input and reverse

output voltages. In battery-backup applications where the output can be held up by a backup battery when the input is pulled to ground, the TPS7A4501 acts as if it has a diode in series with its output and prevents reverse current flow. Additionally, in dual-supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as (20 V - VIN) and still allow the device to start and operate.

Typical Applications




Figure 22. 3.3 V to 2.5 V Regulator




Figure 23. Kelvin Sense Connection


Copyright © 2013-2014, Texas Instruments Incorporated

Downloaded from Datasheet.su



Adjustable Operation

The adjustable TPS7A4501 has an output voltage range of 1.21 V to 20 V. The output voltage is set by the ratio of two external resistors as shown in Figure 24. The device maintains the voltage at the ADJ pin at 1.21 V referenced to ground. The current in R1 is then equal to (1.21 V/R1), and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3 μ A at 25°C, flows through R2 into the ADJ pin. The output voltage can be calculated using the formula shown in Figure 24. The value of R1 should be less than 4.17 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off, and the divider current is zero.



$$\begin{split} &V_{\text{out}} = 1.21 \text{ V} \Big(1 + \frac{\text{R2}}{\text{R1}} \Big) + (I_{\text{ADJ}}) (\text{R2}) \\ &V_{\text{ADJ}} = 1.21 \text{ V} \\ &I_{\text{ADJ}} = 3 \text{ } \mu\text{A at } 25^{\circ}\text{C} \\ &\text{Output range} = 1.21 \text{ V to } 20 \text{ V} \end{split}$$

Figure 24. Adjustable Operation

The adjustable device is tested and specified with the ADJ pin tied to the OUT pin for an output voltage of 1.21 V. Specifications for output voltages greater than 1.21 V are proportional to the ratio of the desired output voltage to 1.21 V: $V_{OUT}/1.21$ V. For example, load regulation for an output current change of 1 mA to 1.5 A is -3 mV (typ) at $V_{OUT} = 1.21$ V. At $V_{OUT} = 5$ V, load regulation is:

$$(5 \text{ V}/1.21 \text{ V})(-3 \text{ mV}) = -12.4 \text{ mV}$$

Compensation

TPS7A4501 is internally compensated, however, a lead network using C_3 can be implemented to boost the phase margin as well as reduce output noise.




Figure 25. Compensation

Product Folder Links: TPS7A4501-SP

 R_1 bottom resistor, R_2 top resistor form the output voltage divider network. C_3 across R_2 adds a lead network.

For $R_1 = 3.2 \text{ k}\Omega$ and $R_2 = 10 \text{ k}\Omega$ V_{OUT} is set at 5 V and $C_3 = 470 \text{ pF}$.

Zero and pole can be calculated as shown below.

$$f_{z2} = \frac{1}{2 \cdot \pi \cdot R_2 \cdot C_3} \tag{1}$$

 $f_{z2} = 33.863 \text{ kHz}$

$$R_{1p} = \frac{R_1 \bullet R_2}{R_1 + R_2} \tag{2}$$

 $R_{1p} = 2.424 \text{ k}\Omega$

$$f_{p2} = \frac{1}{2 \cdot \pi \cdot R_{1p} \cdot C_3} \tag{3}$$

 $f_{p2} = 139.684 \text{ kHz}$

Output Capacitance and Transient Response

The TPS7A4501 regulator is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 μF with an ESR of 3 Ω or less is recommended to prevent oscillations. Larger values of output capacitance can decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the TPS7A4501, increase the effective output capacitor value.

Extra consideration must be given to the use of capacitors. Ceramic capacitors manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. The most common dielectric used for harsh environment is X7R. Ceramic capacitors loose capacitance when DC bias is applied across the capacitor. This capacitance loss is due to the polarization of the ceramic material. The capacitance loss is not permanent: after a large DC bias has been applied, reducing the DC bias will reduce the degree of polarization and capacitance will increase. DC bias effects vary dramatically with voltage rating, case size, capacitor value, and capacitor manufacturer. Since a capacitor could lose more than 50% of its capacitance with DC bias voltages near the voltage rating of the capacitor, it is important to consider DC bias when selecting a ceramic capacitor for an application.



Ceramic capacitors dielectric also change over the temperature range. For example X7R, first two letters X denotes lower temperature range -55°C whereas 7 denotes higher temperature range 125°C and R denotes capacitance variation over the temperature range (±15%). For harsh environment applications minimum dielectric thickness must be 1mil for 100V DC rated capacitors and 0.8mil for 50V DC rated capacitors.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients.

Tantalum capacitors can provide higher capacitance per unit volume. Tantalum capacitors can be either manganese dioxide (MNO2) based capacitors where cathode is MNO2 or polymer. MNO2 based tantalum capacitors will exhibit high ESR as compared to polymer based tantalum capacitors. MNO2 based tantalum capacitors require in excess of 60% voltage derating. Thus a 10V rated capacitor can only be used for 3.3V application. Whereas polymer based capacitors only require 10% voltage derating. Paralleling ceramic and tantalum capacitors will provide optimum balance between capacitance and ESR.

Table 2 highlights some of the capacitors used in the device.

Overload Recovery

Like many IC power regulators, the TPS7A4501 has safe operating area protection. The safe area protection decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown.

When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During start up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short does not allow the output voltage to recover. Other regulators also exhibit this phenomenon, so it is not unique to the TPS7A4501.

The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after the removal of a short circuit or when the shutdown pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.

Output Voltage Noise

The TPS7A4501 regulator has been designed to provide low output voltage noise over the 10-Hz to 100-kHz bandwidth while operating at full load. Output voltage noise is typically 50 uV/ $\sqrt{\text{Hz}}$ over this frequency bandwidth for the TPS7A4501. For higher output voltages (generated by using a resistor divider), the output voltage noise is gained up accordingly.

Higher values of output voltage noise may be measured when care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the TPS7A4501. Power-supply ripple rejection must also be considered; the TPS7A4501 regulator does not have unlimited power-supply rejection and passes a small portion of the input noise through to the output.




Figure 26. Output Noise Plot, $V_{IN} = 7 \text{ V}$, $V_{OUT} = 5 \text{ V}$ at 750 mA , $C_{OUT} = 22 \mu F$ Tantalum Capacitor



Table 2. TPS7A4501-SP Capacitors

Capacitor Part Number	Capacitor Details Type Vendor (Capacitor, Voltage, ESR)	Туре	Vendor
T493X226M025AH6x20	22 μF, 25 V, 35 mΩ	Tantalum - MnO2	Kemet
T525D476M016ATE035	47 μF , 10 V, 35 $m\Omega$	Tantalum - Polymer	Kemet
T525D107M010ATE025	100 μF, 10 V, 25 mΩ	Tantalum - Polymer	Kemet
T541X337M010AH6720	330 μF, 10 V, 6 mΩ	Tantalum - Polymer	Kemet
T525D227M010ATE025	220 μF, 10 V, 25 mΩ	Tantalum - Polymer	Kemet
T495X107K016ATE100	100 μF , 16 V, 100 m Ω	Tantalum - MnO2	Kemet
CWR29FK227JTHC	220 μF, 10 V, 180 mΩ	Tantalum - MnO2	AVX
THJE107K016AJH	100 μF, 16 V, 58 mΩ	Tantalum	AVX
THJE227K010AJH	220 μF, 10 V, 40 mΩ	Tantalum	AVX
SR2225X7R335K1P5#M123	3.3 μF, 25 V, 10 mΩ	Ceramic	Presidio Components Inc.

Thermal Considerations

The power handling capability of the device is limited by the maximum rated junction temperature (125 $^{\circ}$ C). The power dissipated by the device is made up of two components:

- Output current multiplied by the input/output voltage differential: I_{OUT}(V_{IN} – V_{OUT})
- 2. GND pin current multiplied by the input voltage: $I_{GND}V_{IN}$.

The GND pin current can be found using the GND Pin Current graphs in *Typical Characteristics*. Power dissipation is equal to the sum of the two components listed above.

Calculating Junction Temperature

Example: Given an output voltage of 3.3 V, an input voltage range of 4 V to 6 V, an output current range of 0 mA to 500 mA, and a maximum case temperature of 50°C, what is the maximum junction temperature?

The power dissipated by the device is equal to:

 $I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$ where,

 $I_{OUT(MAX)} = 500 \text{ mA}$

 $V_{IN(MAX)} = 6 V$

 I_{GND} at (I_{OUT} = 500 mA, V_{IN} = 6 V) = 10 mA So.

 $P = 500 \text{ mA} \times (6 \text{ V} - 3.3 \text{ V}) + 10 \text{ mA} \times 6 \text{ V} = 1.41 \text{ W}$

Using a U package, the thermal resistance is about 10.3℃/W. So the junction temperature rise above case is approximately equal to:

1.41 W × 10.3℃/W = 14.5°C

The TPS7A4501 regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface-mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

The maximum junction temperature is then be equal to the maximum junction-temperature rise above case plus the maximum case temperature or:

 $T_{\text{JMAX}} = 50^{\circ} + 14.5^{\circ} = 64.5^{\circ}$

Protection Features

Product Folder Links: TPS7A4501-SP

The TPS7A4501 regulator incorporates several protection features which makes it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device is protected against reverse input voltages, reverse output voltages and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125℃.

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated

www.ti.com

The input of the device withstands reverse voltages of 20 V. Current flow into the device is limited to less than 1 mA (typically less than 100 μ A), and no negative voltage appears at the output. The device protects both itself and the load. This provides protection against batteries that can be plugged in backward.

The output of the TPS7A4501 can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20 V. The output acts like an open circuit; no current flows out of the pin. If the input is powered by a voltage source, the output sources the short-circuit current of the device and protects itself by thermal limiting. In this case, grounding the SHDN pin turns off the device and stops the output from sourcing the short-circuit current.

The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7 V without damaging the device. If the input is left open circuit or grounded, the ADJ pin acts like an open circuit when pulled below ground and like a large resistor (typically 5 $k\Omega)$ in series with a diode when pulled above ground.

In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7-V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5 mA. For example, a resistor divider is used to provide a regulated 1.5-V output from the 1.21-V reference when the output is forced to 20 V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5 mA when the ADJ pin is at 7 V. The 13-V difference between OUT and ADJ divided by the 5-mA maximum current into the ADJ pin yields a minimum top resistor value of 2.6 k Ω .

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open circuit.

When the IN pin of the TPS7A4501 is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current typically drops to less than 2 μ A. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the SHDN pin has no effect on the reverse output current when the output is pulled above the input.

SLVSC31A - DECEMBER 2013-REVISED JANUARY 2014



REVISION HISTORY

Cha	anges from Original (December 2013) to Revision A	Page
•	Changed Product Status from Prouct Preview to Production Data	1



PACKAGE OPTION ADDENDUM

5-Feb-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-1222402V9A	ACTIVE	XCEPT	KGD	0	100	TBD	Call TI	N / A for Pkg Type	-55 to 125		Samples
5962-1222402VHA	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type	-55 to 125	1222402VHA 7A4501-SP	Samples
TPS7A4501U/EM	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type	25 Only		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



PACKAGE OPTION ADDENDUM

5-Feb-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A4501-SP:

Catalog: TPS7A4501

• Military: TPS7A4501M


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Addendum-Page 2

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated