

COMPLETE PROTECTION SOLUTION FOR USB CHARGER PORT INCLUDING ESD PROTECTION FOR ALL LINES AND OVER-VOLTAGE PROTECTION ON VBUS

 Check for Samples: [TPD4S014](#)


FEATURES

- Input Voltage Protection at VBUS up to 28V
- Low Ron nFET Switch
- Supports >2A charging current
- Over Voltage and Under Voltage Lock Out Features
- Low Capacitance TVS ESD Clamp for USB2.0 High speed Data Rate
- Internal 16ms Startup Delay
- Integrated Input Enable and Status Output Signal
- Thermal Shutdown Feature
- ESD Performance D+/D-/ID/V_{BUS} Pins
 - ±15-kV Contact Discharge (IEC 61000-4-2)
 - ±15-kV Air Gap Discharge (IEC 61000-4-2)
- Space Saving QFN Package (2mm×2mm)

APPLICATIONS

- Cell Phones
- eBook
- Portable Media Players
- Digital Camera

DSQ PACKAGE
(TOP SIDE/SEE-THROUGH VIEW)



DESCRIPTION

The TPD4S014 is a single-chip solution for USB charger port protection. This device offers low capacitance TVS type ESD clamps for the D+, D- and standard Capacitance for the ID pin. On the VBUS pin, this device can handle over-voltage protection up to 28V. The over voltage lock-out feature ensures that if there is a fault condition at the VBUS line, the TPD4S014 is able to isolate the VBUS line and protects the internal circuitry from damage. There is a 16ms turn-on delay after VBUS crosses the under voltage lockout threshold, in order to let the voltage stabilize before closing the switch. This function acts as a deglitch and prevents unnecessary switching if there is any ringing on the line during connection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2011, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CIRCUIT SCHEMATIC DIAGRAM



DEVICE OPERATION

OTP	UVLO	OVLO	\overline{EN}	SW	\overline{ACK}
X	H	X	X	OFF	H
X	X	H	X	OFF	H
L	L	L	H	OFF	L
L	L	L	L	ON	L
H	X	X	X	OFF	H

- OTP = Over temperature protection circuit active
- UVLO = Under voltage lock-out circuit active
- OVLO = Over voltage lock-out circuit active
- SW = Load switch
- CP = Charge pump
- X = Don't Care
- H = True
- L = False

PIN FUNCTIONS

PIN		TYPE	DESCRIPTION
NAME	NO.		
D-	6	I/O	USB data-
D+	7	I/O	USB data+
ID	5	I/O	USB ID signal
$\overline{\text{ACK}}$	4	O	Open-Drain Adapter-Voltage Indicator Output. ACOK is driven low after the VIN voltage is stable between UVLO and OVLO for 16ms (typ). Connect a pullup resistor from ACOK to the logic I/O voltage of the host system.
$\overline{\text{EN}}$	3	I	Enable Active-Low Input. Drive EN low to enable the switch. Drive EN high to disable the switch.
VBUS	9, 10	USB Input Power	USB connector VBUS
VBUS_OUT	1, 2	Power Output	Connect to PCB internal PCB plane
GND	8	Ground	Connect to PCB ground plane
Central PAD	Central PAD	Heat Sink	Electrically disconnected. Use as heat sink. Connect to GND plane via large PCB PAD

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

	VALUE		UNIT
	MIN	MAX	
Max Voltage on V _{BUS}	-0.5	30	V
Continuous current through NFET		2.6	A
Max Current through D+, D-, ID, VBUS ESD clamps		-50	mA
Continuous current through logic output	-50	50	mA
Maximum junction temperature	-40	150	°C
IEC 61000-4-2 Contact Discharge	D+, D-, ID, VBUS pins		±15 kV
IEC 61000-4-2 Air-gap Discharge	D+, D-, ID, VBUS pins		±15 kV
Human-Body Model	$\overline{\text{EN}}$, $\overline{\text{ACK}}$, VBUSOUT pins		±2 kV

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPD4S014		UNITS
		DSQ (10) PINS		
θ_{JA}	Junction-to-ambient thermal resistance	70.3		°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	46.3		
θ_{JB}	Junction-to-board thermal resistance	33.8		
Ψ_{JT}	Junction-to-top characterization parameter	2.9		
Ψ_{JB}	Junction-to-board characterization parameter	33.5		
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	16.3		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

ELECTRICAL CHARACTERISTICS, \overline{EN} , \overline{ACK} , D+, D–, ID Pins

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage \overline{EN}	Load current = 50 μ A	1			V
V _{IL}	Low-level input voltage \overline{EN}	Load current = 50 μ A			0.5	V
I _L	Input Leakage Current \overline{EN} , D+, D–, ID	V _I = 3.3 V			1.0	μ A
V _{OL}	Low-level output voltage \overline{ACK}	I _{OL} = 2 mA			0.1	V
V _D	Diode forward Voltage D+, D–, ID pins; lower clamp diode	I _O = 8 mA			0.95	V
Δ C _{IO}	Differential Capacitance between the D+, D– lines			0.03		pF
C _{IO}	Capacitance to GND for the D+, D– lines			1.6		pF
C _{IO-ID}	Capacitance to GND for the ID line			19		pF
V _{RS}	Reverse stand-off voltage of D+, D– and ID pins			5		V
V _{BR}	Breakdown voltage D+, D–, ID pins	I _{br} = 1 mA	6			V
V _{BR} V _{BUS}	Breakdown voltage on V _{bus}	I _{br} = 1 mA	28			V
R _{DYN}	Dynamic on resistance D+, D–, ID clamps	I _I = 1 Amps		1		Ω

ELECTRICAL CHARACTERISTICS OVP CIRCUITS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT UNDERVOLTAGE LOCKOUT						
V _{UVLO+}	Under-voltage lock-out, input power detected threshold rising	V _{BUS} increasing from 0V to 5V, No load on OUT pin	2.65	2.8	3	V
V _{UVLO–}	Under-voltage lock-out, input power detected threshold falling	V _{BUS} decreasing from 5V to 0V, No load on OUT pin	2.25	2.44	2.7	V
V _{HYS-UVLO}	Hysteresis on UVLO	Δ of V _{UVLO+} and V _{UVLO–}	150	360	550	mV
INPUT TO OUTPUT CHARACTERISTICS						
R _{DS-VBUS} SWITCH	V _{BUS} switch resistance	V _{BUS} = 5 V, I _{OUT} = 500 mA		151	200	m Ω
t _{ON}	Turn-ON time	R _L = 36 Ω , C _L = 10 μ F	16	17.4	18	ms
t _{OFF}	Turn-OFF time	R _L = 36 Ω , C _L = 10 μ F			8	μ s
INPUT OVERVOLTAGE PROTECTION (OVP)						
V _{OVP+}	Input overvoltage protection threshold	V _{BUS} V _{BUS} increasing from 5 V to 7 V, No Load	5.9	6.15	6.45	V
V _{OVP–}	Input overvoltage protection threshold falling	V _{BUS} V _{BUS} decreasing from 7V to 5V, No Load	5.75	5.98	6.24	V
V _{HYS-OVP}	Hysteresis on OVP	V _{BUS} V _{BUS} decreasing from 7 V to 5 V, No Load	25	100	275	mV
t _{d(OVP)}	Max Overvoltage delay				11	μ s
t _{REC}	Recovery time from input overvoltage condition	V _{BUS} Time measured from V _{BUS} 8 V \geq 6 V, 1- μ s fall-time		8	9	ms

SUPPLY CURRENT CONSUMPTION

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
I _{V_{BUS}}	V _{BUS} Operating Current Consumption	No load on V _{BUS} _OUT pin, V _{BUS} = 5 V, \overline{EN} = 0 V	147.6	160	μ A
I _{V_{BUS}_OFF}	V _{BUS} Operating Current Consumption	No load on V _{BUS} _OUT pin, V _{BUS} = 5 V, \overline{EN} = 5 V	111.8	120	μ A
THERMAL SHUTDOWN FEATURE					
T _{SHDN}	Thermal Shutdown		144		$^{\circ}$ C
T _{SHDN-HYS}	Thermal-Shutdown Hysteresis		23		$^{\circ}$ C

GENERAL OPERATION

The TPD4S014 provides a single-chip protection solution for USB charger interfaces. The VBUS line is tolerant upto 28 V. A Low $R_{DS(on)}$ nFET switch is used to disconnect the downstream circuits in case of a fault condition. At power-up, when the voltage on VBUS is rising, the switch will close 16 ms after the input crosses the undervoltage threshold, thereby making power available to the downstream circuits. The TPD4S014 also has an \overline{ACK} output, which deasserts to alert the system that a fault has occurred. The TPD4S014 offers 4 channel ESD clamps for D+, D-, ID, and VBUS pins that provide IEC61000-4-2 level 4 ESD protection. This eliminates the need for external TVS clamp circuits in the application.

The TPD4S014 has an internal oscillator and charge pump that controls the turn-on of the internal nFET switch. The internal oscillator controls the timers that enable the turn-on of the charge pump and sets the state of the open-drain \overline{ACK} output. If $V_{BUS} < V_{UVLO}$ or if $V_{BUS} > V_{OVLO}$, the internal oscillator remains off, thus disabling the charge pump. The charge-pump at startup, after a 16ms internal delay, turns on the internal nFET switch and asserts \overline{ACK} . At any time, if V_{BUS} drops below V_{UVLO} or rises above V_{OVLO} , \overline{ACK} is released and the nFET switch is disabled.

When the input voltage rises above V_{OVP} , or drops below the V_{UVLO} , the internal V_{BUS} switch is turned off, removing power to the application. The \overline{ACK} signal is asserted when a fault condition is detected. If the fault was an over voltage event, the V_{BUS} FET switch turns on 8ms after input voltage returns below $V_{OVP} - V_{HYS-OVP}$ and remains above V_{UVLO} . If the fault was an under voltage event, the switch turns on 16ms after the voltage returns above V_{UVLO+} (similar to start up). When the switch turns on, the \overline{ACK} is asserted once again.

A 16ms deglitch time has been introduced in to the turn on sequence to ensure that the input supply has stabilized before turning the switch ON. Noise on the Vbus line, could turn on the switch when the fault condition is still active. To avoid this, OVP glitch immunity allows noise on the VBUS line to be rejected. Such a glitch protection circuitry is also introduced in the turn off sequence in order to prevent the switch from turning off for voltage transients. The glitch protection circuitry integrates the glitch over time, allowing the OVP circuitry to trigger faster for larger voltage excursions above the OVP threshold and slower for shorter excursions. The protection circuitry has a maximum delay of 8 μ s.

When the device is ON, current flowing through the device will cause the device to heat up. Over heating can lead to permanent damage to the device. To prevent this, an over temperature protection has been designed into the device. Whenever the junction temperature exceeds 145 °C, the switch will turn off, thereby limiting the temperature. The \overline{ACK} signal will be asserted for an over temperature event. Once the device cools down to below 120 °C the \overline{ACK} signal will be deasserted, and the switch will turn on if the \overline{EN} is active and the VBUS voltage is within the UVLO and OVP thresholds. While the over temperature protection in the device will not kick-in unless the die temperature reaches 145 °C, It is generally recommended that care is taken to keep the junction temperature below 125 °C. Operation of the device above 125 °C for extended periods of time can affect the long-term reliability of the part.

The junction temperature of the device can be calculated using below formula:

$$T_j = T_a + P_D \theta_{JA} \quad (1)$$

T_j = Junction temperature

T_a = Ambient temperature

θ_{JA} = Thermal resistance

P_D = Power Dissipated in device

$$P_D = I^2 R_{on} \quad (2)$$

I = Current through device

R_{ON} = Max on resistance of device

Example

At 2A continuous current power dissipation is given by:

$$P_D = I^2 \times R = 2^2 \times 0.2 = 0.8W$$

If the ambient temperature is about 60°C the junction temperature will be:

$$T_j = 60 + (0.8 \times 70.3) = 116.24$$

This implies that, at an ambient temperature of 60° Celcius that TPD4S014 can pass a continuous of 2A with no problem. Conversely, the above calculation can also be used to calculate the total continuous current the TPD4S014 can handle at any given temperature.

APPLICATION DIAGRAM





Figure 1. Standard Implementation for Non-OTG USB System



It is recommended the $C_{VBUS} \geq C_{VBUS_OUT}$. This is necessary to ensure that the VBUS voltage doesn't drop below the UVLO threshold when the device turns on at start up.

Figure 2. Implementation for System With OTG System Support

TYPICAL CHARACTERISTICS




Figure 3. IEC61000-4-2 -8kV Contact Waveform




Figure 4. IEC61000-4-2 +8kV Contact Waveform




Figure 5. Capacitance Variation With Voltage




Figure 6. Variation of On Resistance with Ambient Temperature




Figure 7. Max Pulse Current Through Switch vs Pulse Duration




Figure 8. UVLO Threshold Variation With Temperature




Figure 9. OVP Threshold Variation With Temperature




Figure 10. Start Up Inrush Current Characteristics




Figure 11. Device Turn on Characteristics




Figure 12. Device Turn OFF Characteristics (Undervoltage)




Figure 13. Device Turn OFF Characteristics (Overvoltage)




Figure 14. Eye Diagram With No EVM And No IC, Full USB2.0 Speed At 480Mbps




Figure 15. Eye Diagram With EVM, No IC, Full USB2.0 Speed At 480Mbps




Figure 16. Eye Diagram With EVM and IC, Full USB2.0 Speed At 480Mbps

REVISION HISTORY

Changes from Revision A (June 2011) to Revision B	Page
• Changed name of V_{CC} to V_{BUSOUT} throughout the entire document.	2
• Deleted row from Device Operation table.	2
• Added additional application diagram.	6
• Added Eye Diagrams to Typical Characteristics section.	8
 Changes from Revision B (October 2011) to Revision C	 Page
• Made changes to the datasheet to tighten the parameters, VOP+ changed from 5.55V to 5.9V.	1
• Deleted the sentence “Similarly, the under voltage lock out feature ensures that there is no power drain from the internal VCC plane to external VBUS side in case there is short to GND.” from the DESCRIPTION.	1



www.ti.com

PACKAGE OPTION ADDENDUM

16-Dec-2011

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPD4S014DSQR	ACTIVE	SON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4S014DSQR	SON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4S014DSQR	SON	DSQ	10	3000	195.0	200.0	45.0

DSQ (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4209243/B 04/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

THERMAL PAD MECHANICAL DATA

DSQ (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210993/C 04/11

NOTES: A. All linear dimensions are in millimeters

DSQ (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Transportation and Automotive	www.ti.com/automotive
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated