





## SN65MLVD200A, SN65MLVD202A SN65MLVD204A, SN65MLVD205A

SLLS573-DECEMBER 2003

## MULTIPOINT-LVDS LINE DRIVER AND RECEIVER

## **FEATURES**

- Low-Voltage Differential 30- $\Omega$  to 55- $\Omega$  Line Drivers and Receivers for Signaling Rates (1) Up to 100 Mbps, Clock Frequencies up to 50 MHz
- Type-1 Receivers Incorporate 25 mV of Hysteresis (200A, 202A)
- Type-2 Receivers Provide an Offset(100 mV)
   Threshold to Detect Open-Circuit and Idle-Bus Conditions (204A, 205A)
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Power Up/Down Glitch Free
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Disabled or  $V_{CC} \le 1.5 \text{ V}$
- 200-Mbps Devices Available (SN65MLVD201, 203, 206, 207)
- Bus Pin ESD Protection Exceeds 8 kV
- Package in 8-Pin SOIC (200A, 204A) and 14-Pin SOIC (202A, 205A)
- Improved Alternatives to the SN65MLVD200, 202, 204, and 205

## **APPLICATIONS**

- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Backplane or Cabled Multipoint Data and Clock Transmission
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers
- The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the nits bps (bits per second).

## DESCRIPTION

The SN65MLVD200A, 202A, 204A, and 205A are multipoint-low-voltage differential (M-LVDS) line drivers and receivers, which are optimized to operate at signaling rates up to 100 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899. These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. The driver output has been designed to support multipoint buses presenting loads as low as 30  $\Omega$ , and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

These devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of -1 V to 3.4 V. The Type-1 receivers exhibit 25 mV of differential input voltage hysteresis to prevent output oscillations with slowly changing signals or loss of input. Type-2 receivers include an offset threshold to provide a known output state under open-circuit, idle-bus, and other fault conditions.

The SN65MLVD200A, 202A, 204A, and 205A have enhancements over their predecessors. Improved features include better controlled slew rate on the driver output to help minimize reflections while improving overall signal integrity (SI) resulting in better jitter performance. Additionally, 8-kV ESD protection on the bus pins for more robustness. The same footprint definition was maintained making for an easy drop-in replacement for a system performance upgrade.

The devices are characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS573-DECEMBER 2003







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **LOGIC DIAGRAM (POSITIVE LOGIC)**

## SN65MLVD200A, SN65MLVD204A



#### SN65MLVD202A, SN65MLVD205A



## ORDERING INFORMATION

PART NUMBER (1)	FOOTPRINT	RECEIVER TYPE	PACKAGE MARKING
SN65MLVD200AD	SN75176	Type 1	MF200A
SM65MLVD202AD	SN75ALS180	Type 1	MLVD202A
SN65MLVD204AD	SN75176	Type 2	MF204A
SM65MLVD205AD	SN75ALS180	Type 2	MLVD205A

<sup>(1)</sup> Available tape and reeled. To order a tape and reeled part, add the suffix R to the part number (e.g., SN65MLVD200ADR).

## **PACKAGE DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
D(8)	532 mW	4.6 mW/°C	254 mW
D(14)	940 mW	8.2 mW/°C	450 mw

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

			SN65MLVD200A, 202A, 204A, and 205A
Supply voltage range <sup>(2)</sup> , V	cc		-0.5 V to 4 V
	D, DE, RE		-0.5 V to 4 V
Input voltage range	A, B (200A, 204A)		–1.8 V to 4 V
	A, B (202A, 205A)		-4 V to 6 V
Output voltage renge	R		-0.3 V to 4 V
Output voltage range	Y, Z, A, or B		-1.8 V to 4 V
	Human Body Model (3)	A, B, Y, and Z	±8 kV
Electrostatic discharge	Human body woder	All pins	±4 kV
	Charged-Device Model <sup>(4)</sup>	All pins	±1500 V
Continuous power dissipat	tion		See Dissipation Rating Table
Storage temperature range	e	·	−65°C to 150°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

Tested in accordance with JEDEC Standard 22, Test Method A114-A. Tested in accordance with JEDEC Standard 22, Test Method C101.



## RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
$V_{\text{IH}}$	High-level input voltage	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	GND		0.8	V
	Voltage at any bus terminal $V_A$ , $V_B$ , $V_Y$ or $V_Z$	-1.4		3.8	V
$ V_{ID} $	Magnitude of differential input voltage	0.05		$V_{CC}$	V
$R_L$	Differential load resistance	30	50		Ω
1/t <sub>UI</sub>	Signaling rate			100	Mbps
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

## **DEVICE ELECTRICAL CHARACTERISTICS**

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>((1)</sup>	MAX	UNIT
		Driver only	$\overline{\text{RE}}$ and DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , All others open		13	22	
Both disabled		Both disabled	$\overline{RE}$ at $V_{CC}$ , DE at 0 V, $R_L$ = No Load, All others open		1	4	A
ICC	Supply current	Both enabled	$\overline{\text{RE}}$ at 0 V, DE at V <sub>CC</sub> , R <sub>L</sub> = 50 $\Omega$ , All others open		16	24	mA
		Receiver only	RE at 0 V, DE at 0 V, All others open		4	13	
$P_{D}$	Device power dis	sipation	$R_L$ = 50 Ω, Input to D is a 50-MHz 50% duty cycle square wave, DE = high, $\overline{RE}$ = low, $T_A$ = 85°C			94	mW

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

# **SN65MLVD200A, SN65MLVD202A SN65MLVD204A, SN65MLVD205A**

SLLS573-DECEMBER 2003



## **DRIVER ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX	UNIT
$ V_{AB} $ or $ V_{YZ} $	Differential output voltage magnitude	See Figure 2	480		650	mV
$\Delta  V_{AB} $ or $\Delta  V_{YZ} $	Change in differential output voltage magnitude between logic states	- See Figure 2	-50		50	mV
V <sub>OS(SS)</sub>	Steady-state common-mode output voltage		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OS(PP)</sub>	Peak-to-peak common-mode output voltage				150	mV
$V_{Y(OC)}$ or $V_{A(OC)}$	Maximum steady-state open-circuit output voltage	See Figure 7	0		2.4	V
$V_{Z(OC)}$ or $V_{B(OC)}$	Maximum steady-state open-circuit output voltage	- See Figure /	0		2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output	See Figure 5			1.2 V <sub>SS</sub>	V
$V_{P(L)}$	Voltage overshoot, high-to-low level output	See Figure 5	-0.2 V <sub>SS</sub>			V
I <sub>IH</sub>	High-level input current (D, DE)	$V_{IH} = 2 V \text{ to } V_{CC}$	0		10	μΑ
I <sub>IL</sub>	Low-level input current (D, DE)	$V_{IL}$ = GND to 0.8 V	0		10	μΑ
I <sub>os</sub>	Differential short-circuit output current magnitude	See Figure 4			24	mA
I <sub>OZ</sub>	High-impedance state output current (driver only)	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ Other output = 1.2 V	-15		10	μΑ
I <sub>O(OFF)</sub>	Power-off output current	$-1.4 \text{ V} \le (V_Y \text{ or } V_Z) \le 3.8 \text{ V}, \text{ Other output} = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	-10		10	μΑ
C <sub>Y</sub> or C <sub>Z</sub>	Output capacitance	$V_I = 0.4 \sin(30\text{E}6\pi t) + 0.5 \text{ V},^{(3)}$ Other input at 1.2 V, driver disabled		3		pF
C <sub>YZ</sub>	Differential output capacitance	$V_{AB} = 0.4 \sin(30E6\pi t) \text{ V, }^{(3)}$ Driver disabled			2.5	pF
C <sub>Y/Z</sub>	Output capacitance balance, (C <sub>Y</sub> /C <sub>Z</sub> )		0.99		1.01	

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. All typical values are at 25°C and with a 3.3-V supply voltage.

HP4194A impedance analyzer (or equivalent)



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V	Desitive seins differential input valters threshold	Type 1				50	mV
V <sub>IT+</sub>	Positive-going differential input voltage threshold	Type 2				150	mv
V	Negative gains differential input valtage throughold	Negative going differential input voltage threshold Type 1 See Figure 9, Table 1 and Table	-50			mV	
V <sub>IT-</sub>	Negative-going differential input voltage threshold	Type 2	2	50			mv
V	Differential input voltage hyptogen (// // )	Type 1			25		mV
$V_{HYS}$	Differential input voltage hysteresis, (V <sub>IT+</sub> - V <sub>IT-</sub> )	Type 2			0		IIIV
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 8 mA			0.4	V
I <sub>IH</sub>	High-level input current (RE)		V <sub>IH</sub> = 2 V to V <sub>CC</sub>	-10		0	μΑ
I <sub>IL</sub>	Low-level input current (RE)		V <sub>IL</sub> = GND to 0.8 V	-10		0	μΑ
I <sub>OZ</sub>	High-impedance output current		V <sub>O</sub> = 0 V or 3.6 V	-10		15	μΑ
C <sub>A</sub> or C <sub>B</sub>	Input capacitance		V <sub>I</sub> = 0.4 sin(30E6πt) + 0.5 V, <sup>(2)</sup> Other input at 1.2 V		3		pF
C <sub>AB</sub>	Differential input capacitance		$V_{AB} = 0.4 \sin(30E6\pi t) V^{(2)}$			2.5	pF
C <sub>A/B</sub>	Input capacitance balance, (C <sub>A</sub> /C <sub>B</sub> )			0.99		1.01	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

## **BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS**

	PARAMETER		TEST CONDITI	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		$V_A = 3.8 V$ ,	$V_B = 1.2 V,$		0		32	
IA	Receiver or transceiver with driver disabled input current	V <sub>A</sub> = 0 V or 2.4 V,	V <sub>B</sub> = 1.2 V		-20		20	μA
	input current	V <sub>A</sub> = -1.4 V,	V <sub>B</sub> = 1.2 V		-32		0	
		V <sub>B</sub> = 3.8 V,	V <sub>A</sub> = 1.2 V		0		32	
I <sub>B</sub>	Receiver or transceiver with driver disabled input current	V <sub>B</sub> = 0 V or 2.4 V,	V <sub>A</sub> = 1.2 V		-20		20	μΑ
		$V_B = -1.4 V$ ,	V <sub>A</sub> = 1.2 V		-32		0	
I <sub>AB</sub>	Receiver or transceiver with driver disabled differential input current ( $I_A$ – $I_B$ )	$V_A = V_{B,}$	$1.4 \le V_A \le 3.8$	3 V	-4		4	μΑ
		V <sub>A</sub> = 3.8 V,	V <sub>B</sub> = 1.2 V,	0 V ≤ V <sub>CC</sub> ≤ 1.5 V	0		32	
I <sub>A(OFF)</sub>	Receiver or transceiver power-off input current	V <sub>A</sub> = 0 V or 2.4 V,	V <sub>B</sub> = 1.2 V,	0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-20		20	μΑ
		V <sub>A</sub> = -1.4 V,	V <sub>B</sub> = 1.2 V,	0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-32		0	
		$V_B = 3.8 \text{ V},$	$V_A = 1.2 V$ ,	$0 \text{ V} \le \text{V}_{\text{CC}} \le 1.5 \text{ V}$	0		32	
I <sub>B(OFF)</sub>	Receiver or transceiver power-off input current	V <sub>B</sub> = 0 V or 2.4 V,	V <sub>A</sub> = 1.2 V,	0 V ≤ V <sub>CC</sub> ≤ 1.5 V	-20		20	μΑ
		$V_B = -1.4 V$ ,	$V_A = 1.2 V$ ,	$0 \text{ V} \leq \text{V}_{\text{CC}} \leq 1.5 \text{ V}$	-32		0	
I <sub>AB(OFF)</sub>	Receiver input or transceiver power-off differential input current (I <sub>A</sub> – I <sub>B</sub> )	$V_A = V_B$ , $0 \text{ V} \le V_{CC} \le$	1.5 V, −1.4 ≤ V	V <sub>A</sub> ≤ 3.8 V	-4		4	μΑ
C <sub>A</sub>	Transceiver with driver disabled input capacitance	V <sub>A</sub> = 0.4 sin (30E6πt	) + 0.5 V <sup>(2)</sup> , V <sub>B</sub>	=1.2 V		5		pF
Св	Transceiver with driver disabled input capacitance	$V_B = 0.4 \sin (30E6\pi t)$	) + 0.5 V <sup>(2)</sup> , V <sub>A</sub>	=1.2 V		5		pF
C <sub>AB</sub>	Transceiver with driver disabled differential input capacitance	V <sub>AB</sub> = 0.4 sin (30E67	rt)V <sup>(2)</sup>				3	pF
C <sub>A/B</sub>	Transceiver with driver disabled input capacitance balance, $(C_{\text{A}}/C_{\text{B}})$				0.99		1.01	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.

<sup>(2)</sup> HP4194A impedance analyzer (or equivalent)

<sup>(2)</sup> HP4194A impedance analyzer (or equivalent)

SLLS573-DECEMBER 2003



## DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pLH</sub>	Propagation delay time, low-to-high-level output		2	2.5	3.5	ns
t <sub>pHL</sub>	Propagation delay time, high-to-low-level output		2	2.5	3.5	ns
t <sub>r</sub>	Differential output signal rise time	Soo Figure F	2	2.6	3.2	ns
t <sub>f</sub>	Differential output signal fall time	See Figure 5	2	2.6	3.2	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )			30	150	ps
t <sub>sk(pp)</sub>	Part-to-part skew				0.9	ns
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(2)</sup>	50 MHz clock input <sup>(3)</sup>		2	3	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter <sup>(2)(4)</sup>	100 Mbps 2 <sup>15</sup> -1 PRBS input (5)		55	150	ps
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output			4	7	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output	See Figure 6		4	7	ns
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output	See Figure 0		4	7	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output			4	7	ns

- All typical values are at 25°C and with a 3.3-V supply voltage.
- (2)Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
- (3)  $t_r = t_f = 0.5$  ns (10% to 90%), measured over 30 k samples.
- Peak-to-peak jitter includes jitter due to pulse skew  $(t_{sk(p)})$ .
- $t_r = t_f = 0.5$  ns (10% to 90%), measured over 100 k samples.

## RECEIVER SWITCHING CHARACTERISTICS

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup> (1)	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			2	3.6	6	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			2	3.6	6	ns
t <sub>r</sub>	Output signal rise time			1		2.3	ns
t <sub>f</sub>	Output signal fall time		C <sub>L</sub> = 15 pF, See Figure 10	1		2.3	ns
	Dulas akaw (lt t l)	Type 1			100	300	ps
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )	Type 2			300	500	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>					1	ns
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) (3)		50 MHz clock input <sup>(4)</sup>		4	7	ps
	Dook to pook iittor(3)(5)	Type 1	100 Mbps 2 <sup>15</sup> –1 PRBS input <sup>(6)</sup>		200	700	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter (3) (5)	Type 2	100 Mbps 2.0-1 PRBS input.07		225	800	ps
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output				6	10	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output		See Figure 44		6	10	ns
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output		See Figure 11		10	15	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output				10	15	ns

- All typical values are at 25°C and with a 3.3-V supply voltage.
- (2) HP4194A impedance analyzer (or equivalent)
- (3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
- $V_{ID} = 200 \text{ mV}_{DD} \text{ (L/VD200A}, 202A), V_{ID} = 400 \text{ mV}_{DD} \text{ (LVD204A}, 205A), V_{cm} = 1 \text{ V, } t_r = t_f = 0.5 \text{ ns (10% to 90%), measured over 30 k}$
- (5) Peak-to-peak jitter includes jitter due to pulse skew  $(t_{sk(p)})$ . (6)  $V_{ID} = 200 \text{ mV}_{pp}$  (LVD200A, 202A),  $V_{ID} = 400 \text{ mV}_{pp}$  (LVD204A, 205A),  $V_{cm} = 1 \text{ V}$ ,  $t_r = t_f = 0.5 \text{ ns}$  (10% to 90%), measured over 100 k



## PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



A. All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of V<sub>OS(PP)</sub> is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Figure 4. Driver Short-Circuit Test Circuit




## PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 7. Maximum Steady State Output Voltage



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 50 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 100Mbps 2<sup>15</sup>–1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms




Figure 9. Receiver Voltage and Current Definitions



Table 1. Type-1 Receiver Input Threshold Test Voltages


APPLIED \	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	WOOTFOT
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.425	3.335	0.050	3.4	Н
3.375	3.425	-0.050	3.4	L
-0.975	-1.025	0.050	-1	Н
-1.025	-0.975	-0.050	-1	L

(1) H= high level, L = low level, output state assumes receiver is enabled  $(\overline{RE} = L)$ 

Table 2. Type-2 Receiver Input Threshold Test Voltages

APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT <sup>(1)</sup>
VIA	V <sub>IB</sub>	$V_{ID}$	V <sub>IC</sub>	OUIPUIN
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.475	3.325	0.150	3.4	Н
3.425	3.375	0.050	3.4	L
-0.925	-1.075	0.150	-1	Н
-0.975	-1.025	0.050	<b>–1</b>	L


(1) H= high level, L = low level, output state assumes receiver is enabled  $(\overline{RE} = L)$ 



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  $C_L$  is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms






- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. R<sub>L</sub> is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
- C.  $C_L$  is the instrumentation and fixture capacitance within 2 cm of the DUT and  $\pm 20\%$ .

Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms






- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 50 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 100 Mbps 2<sup>15</sup>-1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms

## **PIN ASSIGNMENTS**





## **DEVICE FUNCTION TABLES**

**TYPE-1 RECEIVER (200A, 202A)** 

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≥ 50 mV	L	Н
-50 mV < V <sub>ID</sub> < 50 mV	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
Х	Н	Z
Х	Open	Z
Open Circuit	L	?

**TYPE-2 RECEIVER (204A, 205A)** 

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≥ 150 mV	L	Н
50 mV < V <sub>ID</sub> < 150 mV	L	?
$V_{ID} \le 50 \text{ mV}$	L	L
X	Н	Z
X	Open	Z
Open Circuit	L	L


## **DRIVER**

INPUT	ENABLE	OUTPUTS			
D	DE	A OR Y	B OR Z		
L	Н	L	Н		
Н	Н	Н	L		
OPEN	Н	L	Н		
Х	OPEN	Z	Z		
Χ	L	Z	Z		

H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate


## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**

# DRIVER INPUT AND DRIVER ENABLE $\begin{array}{c} V_{CC} \\ V_{CC} \\ \hline \end{array}$ $\begin{array}{c} V_{CC} \\ \hline \end{array}$ $\begin{array}{c} A/Y \text{ or } B/Z \\ \hline \end{array}$ $\begin{array}{c} 360 \text{ k}\Omega \\ \hline \end{array}$






## TYPICAL CHARACTERISTICS



# RECEIVER LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



#### SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 14.

# RECEIVER HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 16.



## **TYPICAL CHARACTERISTICS (continued)**





Figure 17.

# 2.8 Driver Propagation Delay - ns 2.6 2.4 2.2 2 -40 -15 10 35 85 60 T<sub>A</sub> - Free-Air Temperature - °C



**RECEIVER PROPAGATION DELAY** 

Figure 18.

## ADDED DRIVER CYCLE-TO-CYCLE JITTER vs CLOCK FREQUENCY




Figure 19.

## ADDED DRIVER PEAK-TO-PEAK JITTER vs SIGNALING RATE





Figure 20.




## **TYPICAL CHARACTERISTICS (continued)**

# ADDED DRIVER PEAK-TO-PEAK JITTER vs FREE-AIR TEMPERATURE



## ADDED RECEIVER PEAK-TO-PEAK JITTER vs SIGNALING RATE



# ADDED RECEIVER CYCLE-TO-CYCLE JITTER vs CLOCK FREQUENCY




Figure 22.

# ADDED RECEIVER PEAK-TO-PEAK JITTER vs FREE-AIR TEMPERATURE





Figure 24.




## **TYPICAL CHARACTERISTICS (continued)**

## SN65MLVD200A DRIVER OUTPUT EYE PATTERN



Horizontal Scale = 2 ns/div Figure 25.

## SN65MLVD200A RECEIVER OUTPUT EYE PATTERN



Horizontal Scale = 2 ns/div Figure 26.



## **APPLICATION INFORMATION**

## **COMPARISON OF MLVD TO TIA/EIA-485**

## Receiver Input Threshold (Failsafe)

The MLVD standard defines a type 1 and type 2 receiver. Type 1 receivers include no provisions for failsafe and have their differential input voltage thresholds near zero volts. Type 2 receivers have their differential input voltage thresholds offset from zero volts to detect the absence of a voltage difference. The impact to receiver output by the offset input can be seen in Table 3 and Figure 27.

**Table 3. Receiver Input Voltage Threshold Requirements** 

RECEIVER TYPE	OUTPUT LOW	OUTPUT HIGH
Type 1	$-2.4 \text{ V} \le \text{V}_{\text{ID}} \le -0.05 \text{ V}$	$0.05 \text{ V} \le \text{V}_{\text{ID}} \le 2.4 \text{ V}$
Type 2	$-2.4 \text{ V} \le \text{V}_{\text{ID}} \le 0.05 \text{ V}$	$0.15 \text{ V} \le \text{V}_{\text{ID}} \le 2.4 \text{ V}$




Figure 27. Expanded Graph of Receiver Differential Input Voltage Showing Transition Region





.com 8-Jan-2007

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65MLVD200AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD200ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD200ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD200ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD202AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD202ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD202ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD202ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD204AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD204ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD204ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD204ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD205AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD205ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD205ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD205ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

8-Jan-2007


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD200ADR	D	8	SITE 27	330	12	6.4	5.2	2.1	8	12	Q1
SN65MLVD202ADR	D	14	SITE 27	330	16	6.5	9.0	2.1	8	16	Q1
SN65MLVD204ADR	D	8	SITE 27	330	12	6.4	5.2	2.1	8	12	Q1
SN65MLVD205ADR	D	14	SITE 27	330	16	6.5	9.0	2.1	8	16	Q1






Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN65MLVD200ADR	D	8	SITE 27	342.9	336.6	20.64
SN65MLVD202ADR	D	14	SITE 27	342.9	336.6	28.58
SN65MLVD204ADR	D	8	SITE 27	342.9	336.6	20.64
SN65MLVD205ADR	D	14	SITE 27	342.9	336.6	28.58

# D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated