SBOS314H – SEPTEMBER 2004 – REVISED APRIL 2007

e-trim™ 20MHz, High Precision CMOS Operational Amplifier

FEATURES

- **OFFSET: 15μV (typ), 150μV (max)**
- **DRIFT: 0.3μV/°C (typ), 1.5μV/°C (max)**
- **BANDWIDTH: 20MHz**
- **SLEW RATE: 30V/μs**
- **BIAS CURRENT: 500pA (max)**
- **LOW NOISE: 6nV/√Hz at 100kHz**
- **THD+N: 0.0003% at 1kHz**
- **QUIESCENT CURRENT: 4.3mA/ch**
- **SUPPLY VOLTAGE: 4V to 12V**
- **SHUTDOWN MODE (OPA728): 6μA**

APPLICATIONS

- **OPTICAL NETWORKING**
- **TRANSIMPEDANCE AMPLIFIERS**
- **INTEGRATORS**
- **ACTIVE FILTERS**
- **A/D CONVERTER DRIVERS**
- **I/V CONVERTER FOR DACs**
- **HIGH PERFORMANCE AUDIO**
- **PROCESS CONTROL**
- **TEST EQUIPMENT**

OPAx727 AND OPAx728 RELATED PRODUCTS

FEATURES	PRODUCT
20MHz, 3mV, 4μV/°C (non-e-trim version of OPA727)	OPA725
20MHz, 3mV, 4μV/°C, Shutdown (non-e-trim version of OPA728)	OPA726



DESCRIPTION

The OPA727 and OPA728 series op amps use a state-of-the-art 12V analog CMOS process and *e-trim*, a package-level trim, offering outstanding dc precision and ac performance. The extremely low offset (150μV max) and drift (1.5μV/°C) are achieved by trimming the IC digitally after packaging to avoid the shift in parameters as a result of stresses during package assembly. To correct for offset drift, the OPA727 and OPA728 family is trimmed over temperature. The devices feature very high CMRR and open-loop gain to minimize errors.

Excellent ac characteristics, such as 20MHz GBW, 30V/μs slew rate and 0.0003% THD+N make the OPA727 and OPA728 well-suited for communication, high-end audio, and active filter applications. With a bias current of less than 500pA, they are well suited for use as transimpedance (I/V-conversion) amplifiers for monitoring optical power in ONET applications.

Optimized for single-supply operation up to 12V, the input common-mode range extends to GND for true single-supply functionality. The output swings to within 150mV of the rails, maximizing dynamic range. The low quiescent current of 4.3mA makes it well-suited for use in battery-operated equipment. The OPA728 shutdown version reduces the quiescent current to typically 6μA and features a reference pin for easy shutdown operation with standard CMOS logic in dual-supply applications.

For ease of use, the OPA727 and OPA728 op amp families are fully specified and tested over the supply range of 4V to 12V. The OPA727 (single) and OPA728 (single with shutdown) are available in MSOP-8 and DFN-8; the OPA2727 (dual) is available in DFN-8 and SO-8; and the quad version OPA4727 in TSSOP-14. All versions are specified for operation from –40°C to +125°C.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
Non-Shutdown			
OPA727	MSOP-8	DGK	AUE
	DFN-8	DRB	NSF
OPA2727	DFN-8	DRB	NSD
	SO-8	D	O2727A
OPA4727	TSSOP-14	PW	OPA4727
Shutdown			
OPA728	MSOP-8	DGK	AUF
	DFN-8	DRB	NSG

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		OPA727, OPA2727 OPA4727, OPA728	UNIT
Supply Voltage		+13.2	V
Signal Input Terminals	Voltage(2)	–0.5 to (V+) + 0.5	V
	Current(2)	±10	mA
Output Short-Circuit(3)		Continuous	
Operating Temperature		–55 to +125	°C
Storage Temperature		–55 to +150	°C
Junction Temperature		+150	°C
ESD Rating	Human Body Model	2000	V
	Charged Device Model	1000	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.
(3) Short-circuit to ground, one amplifier per package.

PIN CONFIGURATIONS

OPA727
MSOP-8
(TOP VIEW)



OPA2727
SO-8
(TOP VIEW)



OPA727
DFN-8
(TOP VIEW)



OPA2727
DFN-8
(TOP VIEW)



OPA728
MSOP-8
(TOP VIEW)



OPA4727
TSSOP-14
(TOP VIEW)



OPA728
DFN-8
(TOP VIEW)



Notes:

1. NC denotes no internal connection.
2. Connect thermal die pad to V–.
3. REF is the reference voltage for ENABLE pin.

ELECTRICAL CHARACTERISTICS: V_S = +4V to +12V or V_S = ±2V to ±6V

Boldface limits apply over the specified temperature range, **T_A = –40°C to +125°C**.
At T_A = +25°C, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		CONDITIONS	OPA727, OPA728, OPA2727, OPA4727 MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V_{OS}	V_S = ±5V, V_{CM} = 0V				
OPA727 DFN, OPA728 DFN Packages				15	150	µV
OPA727 MSOP, OPA728 MSOP Packages				15	300	µV
OPA2727				15	150	µV
OPA4727				15	175	µV
Drift	dV_{OS}/dT	0°C to +85°C		0.3	1.5	µV/°C
		–40°C to +125°C		**0.6**	**3**	**µV/°C**
vs Power Supply	PSRR	V_S = ±2V to ±6V, V_{CM} = V–		30	150	µV/V
Over Temperature		**V_S = ±2V to ±6V, V_{CM} = V–**			**150**	**µV/V**
Channel Separation, dc				1		µV/V
INPUT BIAS CURRENT						
Input Bias Current				±85	±500	pA
Over Temperature			See Typical Characteristics			
Input Ofset Current	I_{OS}			±10	±100	pA
NOISE						
Input Voltage Noise, f = 0.1Hz to 10Hz	e_n	V_S = ±6V, V_{CM} = 0V		10		μV_{PP}
Input Voltage Noise Density, f = 10kHz	e_n	V_S = ±6V, V_{CM} = 0V		10		nV/√Hz
Input Voltage Noise Density, f = 100kHz	e_n	V_S = ±6V, V_{CM} = 0V		6		nV/√Hz
Input Current Noise Density, f = 1kHz	i_n	V_S = ±6V, V_{CM} = 0V		2.5		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	V_{CM}		(V–)		(V+)–2.5	V
Common-Mode Rejection Ratio	CMRR	(V–) ≤ V_{CM} ≤ (V+) – 2.5V	86	94		dB
Over Temperature		**(V–) ≤ V_{CM} ≤ (V+) – 2.5V**	**84**			**dB**
		(V–) ≤ V_{CM} ≤ (V+) – 3V	94	100		dB
Over Temperature		**(V–) ≤ V_{CM} ≤ (V+) – 3V**	**84**			**dB**
INPUT IMPEDANCE						
Differential				10^{11} || 5		Ω || pF
Common-Mode				10^{11} || 4		Ω || pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A_{OL}	R_L = 100kΩ, 0.15V < V_O < (V+) –0.15V	110	120		dB
Over Temperature		**R_L = 100kΩ, 0.15V < V_O < (V+) –0.15V**	**100**			**dB**
		R_L = 1kΩ, 0.25V < V_O < (V+) –0.25V	106	116		dB
Over Temperature, OPA727, OPA728		**R_L = 1kΩ, 0.25V < V_O < (V+) –0.25V**	**96**			**dB**
Over Temperature, OPA2727, OPA4727		**R_L = 1kΩ, 0.35V < V_O < (V+) –0.35V**	**96**			**dB**
FREQUENCY RESPONSE		C_L = 20 pF				
Gain-Bandwidth Product	GBW			20		MHz
Slew Rate	SR	G = +1		30		V/µs
Settling Time, 0.1%	t_s	V_S = ±6V, 5V Step, G = +1		350		ns
0.01%		V_S = ±6V, 5V Step, G = +1		450		ns
Overload Recovery Time		V_{IN} × Gain > V_S		50		ns
Total Harmonic Distortion + Noise	THD+N	V_S = ±6V, V_{OUT} = $2V_{RMS}$, R_L = 600Ω, G = +1, f = 1kHz		0.003		%

ELECTRICAL CHARACTERISTICS: V_S = +4V to +12V or V_S = ±2V to ±6V (continued)

Boldface limits apply over the specified temperature range, **T_A = –40°C to +125°C**.
At T_A = +25°C, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		CONDITIONS	OPA727, OPA728, OPA2727, OPA4727 MIN	TYP	MAX	UNIT
OUTPUT						
Voltage Output Swing from Rail						
		R_L = 100kΩ, A_{OL} > 110dB		100	150	mV
Over Temperature		**R_L = 100kΩ, A_{OL} > 100dB**			**150**	**mV**
		R_L = 1kΩ, A_{OL} > 106dB		200	250	mV
Over Temperature, OPA727, OPA728		**R_L = 1kΩ, A_{OL} > 96dB**			**250**	**mV**
Over Temperature, OPA2727, OPA4727		**R_L = 1kΩ, A_{OL} > 96dB**			**350**	**mV**
Output Current	I_{OUT}	$\|V_S - V_{OUT}\|$ < 1V		40		mA
Short-Circuit Current	I_{SC}			±55		mA
Capacitive Load Drive	C_{LOAD}			See Typical Characteristics		
Open-Loop Output Impedance		f = 1MHz, I_O = 0		40		Ω
ENABLE/SHUTDOWN (OPA728)						
t_{OFF}				5		µs
t_{ON}				80		µs
Enable Reference (Ref Pin) Voltage Range			V–		(V+) –2	V
V_L (amplifier is disabled)					< V_{DGND}+0.8V	V
V_H (amplifier is enabled)			> V_{DGND}+2V			V
Input Bias Current of Enable Pin				5		pA
I_{QSD}		Amplifier Disabled		6	15	µA
POWER SUPPLY						
Specified Voltage Range	V_S		4		12	V
Operating Voltage Range	V_S			3.5 to 13.2		V
Quiescent Current (per amplifier)	I_Q			4.3	6.5	mA
Over Temperature					**6.5**	**mA**
TEMPERATURE RANGE						
Specified Range			–40		+125	°C
Operating Range			–55		+125	°C
Storage Range			–55		+150	°C
Thermal Resistance	θ_{JA}					
MSOP-8, SO-8				150		°C/W
TSSOP-14				100		°C/W
DFN-8				46		°C/W

TYPICAL CHARACTERISTICS

At T_A = +25°C, V_S = ±6V, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

GAIN AND PHASE vs FREQUENCY



Figure 1.

COMMON-MODE REJECTION RATIO vs FREQUENCY



Figure 2.

POWER-SUPPLY REJECTION RATIO vs FREQUENCY



Figure 3.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY



Figure 4.

CHANNEL SEPARATION vs FREQUENCY



Figure 5.

INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY



Figure 6.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±6V, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE



Figure 7.

OFFSET CURRENT vs TEMPERATURE



Figure 8.

OPEN-LOOP GAIN vs TEMPERATURE



Figure 9.

POWER-SUPPLY REJECTION RATIO vs TEMPERATURE



Figure 10.

COMMON-MODE REJECTION RATIO vs TEMPERATURE



Figure 11.

QUIESCENT CURRENT vs TEMPERATURE



Figure 12.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±6V, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

QUIESCENT CURRENT vs SUPPLY VOLTAGE



Figure 13.

SHORT-CIRCUIT CURRENT vs TEMPERATURE



Figure 14.

SHORT-CIRCUIT CURRENT vs SUPPLY VOLTAGE



Figure 15.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT



Figure 16.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



Figure 17.

SETTLING TIME vs GAIN



Figure 18.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±6V, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD



Figure 19.

OFFSET VOLTAGE PRODUCTION DISTRIBUTION



Figure 20.

OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION (0°C TO +85°C)



Figure 21.

OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION (–40°C TO +125°C)



Figure 22.

OFFSET VOLTAGE vs TEMPERATURE



Figure 23.

SMALL-SIGNAL STEP RESPONSE



Figure 24.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±6V, R_L = 10kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

LARGE-SIGNAL STEP RESPONSE



Figure 25.

SMALL-SIGNAL STEP RESPONSE



Figure 26.

LARGE-SIGNAL STEP RESPONSE



Figure 27.

APPLICATIONS INFORMATION

The OPA727 and OPA728 family of op amps use *e-trim*, an adjustment to offset voltage and temperature drift made during the final steps of manufacturing after the plastic molding is completed. This compensates for performance shifts that can occur during the molding process. Through e-trim, the OPA727 and OPA728 deliver excellent offset voltage (150μV max) and extremely low offset voltage drift (1.5μV/°C). Additionally, these 20MHz CMOS op amps have a fast slew rate, low noise, and excellent PSRR, CMRR, and A_{OL}. They can operate on typically 4.3mA quiescent current from a single (or split) supply in the range of 4V to 12V (±2V to ±6V), making them highly versatile and easy to use. They are stable in a unity-gain configuration.

Power-supply pins should be bypassed with 1nF ceramic capacitors in parallel with 1μF tantalum capacitors.

OPERATING VOLTAGE

OPA727 series op amps are specified from 4V to 12V supplies over a temperature range of –40°C to +125°C. They will operate well in ±5V or +5V to +12V power-supply systems. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.

ENABLE/SHUTDOWN

OPA727 series op amps require approximately 4.3mA quiescent current. The enable/shutdown feature of the OPA728 allows the op amp to be shut off to reduce this current to approximately 6μA.

The enable/shutdown input is referenced to the Enable Reference Pin, REF (see *Pin Configurations*). This pin can be connected to logic ground in dual-supply op amp configurations to avoid level-shifting the enable logic signal, as shown in Figure 28.

The Enable Reference Pin voltage, V_{REF}, must not exceed (V+) – 2V. It may be set as low as V–. The amplifier is enabled when the Enable Pin voltage is greater than V_{REF} + 2V. The amplifier is disabled (shutdown) if the Enable Pin voltage is less than V_{REF} + 0.8V. The Enable Pin is connected to internal pull-up circuitry and will enable the device if left unconnected.

COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA727 and OPA728 series extends from V– to (V+) – 2.5V.

Common-mode rejection is excellent throughout the input voltage range from V– to (V+) – 3V. CMRR decreases somewhat as the common-mode voltage extends to (V+) – 2.5V, but remains very good and is tested throughout this range. See the *Electrical Characteristics* table for details.



Figure 28. Enable Reference Pin Connection for Single- and Dual-Supply Configurations

INPUT OVER-VOLTAGE PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than approximately 300mV. Momentary voltages greater than 300mV beyond the power supply can be tolerated if the current is limited to 10mA. This is easily accomplished with an input resistor in series with the op amp, as shown in Figure 29. The OPA727 series features no phase inversion when the inputs extend beyond supplies, if the input is current limited.



Figure 29. Input Current Protection for Voltages Exceeding the Supply Voltage

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. This output stage is capable of driving heavy loads connected to any point between V+ and V–. For light resistive loads (>100kΩ), the output voltage can swing to 150mV from the supply rail, while still maintaining excellent linearity (A_{OL} > 110dB). With 1kΩ resistive loads, the output is specified to swing to within 250mV from the supply rails with excellent linearity (see the Typical Characteristics curve, *Output Voltage Swing vs Output Current*).

CAPACITIVE LOAD AND STABILITY

Capacitive load drive is dependent upon gain and the overshoot requirements of the application. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads (see the Typical Characteristics curve, *Small-Signal Overshoot vs Capacitive Load*).

One method of improving capacitive load drive in the unity-gain configuration is to insert a 10Ω to 20Ω resistor inside the feedback loop, as shown in Figure 30. This reduces ringing with large capacitive loads while maintaining DC accuracy.



Figure 30. Series Resistor in Unity-Gain Buffer Configuration Improves Capacitive Load Drive

DRIVING FAST 16-BIT ADCs

The OPA727 series is optimized for driving fast 16-bit ADCs such as the ADS8342. The OPA727 op amps buffer the converter input capacitance and resulting charge injection, while providing signal gain. Figure 31 shows the OPA727 in a single-ended method of interfacing to the ADS8342 16-bit, 250kSPS, 4-channel ADC with an input range of ±2.5V. The OPA727 has demonstrated excellent settling time to the 16-bit level within the 600ns acquisition time of the ADS8342. The RC filter, shown in Figure 31, has been carefully tuned for best noise and settling performance. It may need to be adjusted for different op amp configurations. Refer to the ADS8342 data sheet (available for download at www.ti.com) for additional information on this product.



Figure 31. OPA727 Driving an ADC

TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPA727 an ideal wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 32, are the expected diode capacitance (C_D), which should include the parasitic input common-mode and differential-mode input capacitance (4pF + 5pF for the OPA727); the desired transimpedance gain (R_F); and the GBW for the OPA727 (20MHz). With these three variables set, the feedback capacitor value (C_F) can be set to control the frequency response. C_F includes the stray capacitance of R_F, which is 0.2pF for a typical surface-mount resistor.



Figure 32. Dual-Supply Transimpedance Amplifier

To achieve a maximally-flat, 2nd-order Butterworth frequency response, the feedback pole should be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBW}{4\pi R_F C_D}} \quad (1)$$

Bandwidth is calculated by:

$$f_{-3dB} = \sqrt{\frac{GBW}{2\pi R_F C_D}} Hz \quad (2)$$

For even higher transimpedance bandwidth, the high-speed CMOS OPA380 (90MHz GBW), OPA354 (100MHz GBW), OPA300 (180MHz GBW), OPA355 (200MHz GBW), or OPA656, OPA657 (400MHz GBW) may be used.

For single-supply applications, the +IN input can be biased with a positive dc voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail; this is shown in Figure 33. This bias voltage also appears across the photodiode, providing a reverse bias for faster operation.



Figure 33. Single-Supply Transimpedance Amplifier

For additional information, refer to Application Bulletin (SBOA055), *Compensate Transimpedance Amplifiers Intuitively*, available for download at www.ti.com.

OPTIMIZING THE TRANSIMPEDANCE CIRCUIT

To achieve the best performance, components should be selected according to the following guidelines:

1. For lowest noise, select R_F to create the total required gain. Using a lower value for R_F and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by R_F increases with the square-root of R_F, whereas the signal increases linearly. Therefore, signal-to-noise ratio is improved when all the required gain is placed in the transimpedance stage.
2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to be amplified (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode can significantly reduce its capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.
3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the R_F to limit bandwidth, even if not required for stability.
4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, refer to the Application Bulletins *Noise Analysis of FET Transimpedance Amplifiers* (SBOA060), and *Noise Analysis for High-Speed Op Amps* (SBOA066), available for download at the TI web site.



Note: FilterPro is a low-pass filter design program available for download at no cost from TI's web site (www.ti.com). The program can be used to determine component values for other cutoff frequencies or filter types.

Figure 34. Four-Pole Butterworth Sallen-Key Low-Pass Filter

DFN PACKAGE

The OPA727 series uses the DFN-8 (also known as SON), which is a QFN package with lead contacts on only two sides of the bottom of the package. This leadless, near-chip-scale package maximizes board space and enhances thermal and electrical characteristics through an exposed pad.

DFN packages are physically small, have a smaller routing area, improved thermal performance, and improved electrical parasitics, with a pinout scheme that is consistent with other commonly-used packages, such as SO and MSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can be easily mounted using standard printed circuit board (PCB) assembly techniques. See Application Note, *QFN/SON PCB Attachment* (SLUA271) and Application Report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download at www.ti.com.

The exposed leadframe die pad on the bottom of the package should be connected to V–.

LAYOUT GUIDELINES

The leadframe die pad should be soldered to a thermal pad on the PCB. A mechanical data sheet showing an example layout is attached at the end of this data sheet. Refinements to this layout may be required based on assembly process requirements. Mechanical drawings located at the end of this data sheet list the physical dimensions for the package and pad. The five holes in the landing pattern are optional, and are intended for use with thermal vias that connect the leadframe die pad to the heatsink area on the PCB.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
OPA2727AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDRBR	ACTIVE	SON	DRB	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDRBRG4	ACTIVE	SON	DRB	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA2727AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
OPA4727AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA4727AIPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDGKT	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDGKTG4	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA727AIDRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDGKT	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDGKTG4	ACTIVE	MSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
OPA728AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
OPA728AIDRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

TAPE AND REEL BOX INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2727AIDR	D	8	SITE 41	330	12	6.4	5.2	2.1	8	12	Q1
OPA2727AIDRBR	DRB	8	SITE 41	330	12	3.3	3.3	1.1	8	12	Q2
OPA2727AIDRBT	DRB	8	SITE 41	180	12	3.3	3.3	1.1	8	12	Q2
OPA4727AIPWR	PW	14	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1
OPA727AIDGKR	DGK	8	SITE 41	330	12	5.3	3.4	1.4	8	12	Q1
OPA727AIDGKT	DGK	8	SITE 41	180	12	5.3	3.4	1.4	8	12	Q1
OPA727AIDRBR	DRB	8	SITE 41	330	12	3.3	3.3	1.1	8	12	Q2
OPA727AIDRBT	DRB	8	SITE 41	180	12	3.3	3.3	1.1	8	12	Q2
OPA728AIDGKR	DGK	8	SITE 41	330	12	5.3	3.4	1.4	8	12	Q1
OPA728AIDGKT	DGK	8	SITE 41	180	12	5.3	3.4	1.4	8	12	Q1
OPA728AIDRBR	DRB	8	SITE 41	330	12	3.3	3.3	1.1	8	12	Q2
OPA728AIDRBT	DRB	8	SITE 41	180	12	3.3	3.3	1.1	8	12	Q2

TAPE AND REEL BOX DIMENSIONS



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
OPA2727AIDR	D	8	SITE 41	346.0	346.0	29.0
OPA2727AIDRBR	DRB	8	SITE 41	346.0	346.0	29.0
OPA2727AIDRBT	DRB	8	SITE 41	190.0	212.7	31.75
OPA4727AIPWR	PW	14	SITE 41	346.0	346.0	29.0
OPA727AIDGKR	DGK	8	SITE 41	346.0	346.0	29.0
OPA727AIDGKT	DGK	8	SITE 41	184.0	184.0	50.0
OPA727AIDRBR	DRB	8	SITE 41	346.0	346.0	29.0
OPA727AIDRBT	DRB	8	SITE 41	190.0	212.7	31.75
OPA728AIDGKR	DGK	8	SITE 41	346.0	346.0	29.0
OPA728AIDGKT	DGK	8	SITE 41	184.0	184.0	50.0
OPA728AIDRBR	DRB	8	SITE 41	346.0	346.0	29.0
OPA728AIDRBT	DRB	8	SITE 41	190.0	212.7	31.75

DGK (S–PDSO–G8) PLASTIC SMALL–OUTLINE PACKAGE



4073329/E 05/06

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO–187 variation AA, except interlead flash.

DRB (S–PDSO–N8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Small Outline No–Lead (SON) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Metalized features are supplier options and may not be on the package.

THERMAL PAD MECHANICAL DATA

DRB (S–PDSO–N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No–Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRB (S–PDSO–N8)



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for solder mask tolerances.

D (R–PDSO–G8) PLASTIC SMALL–OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
E. Reference JEDEC MS–012 variation AA.

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



DIM \ PINS **	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265