

SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

# Host Controlled Analog Front End for 3-Series to 6-Series Cell Li-Ion/Li-Polymer Battery Protection and Gas Gauging Applications

Check for Samples: bq76925

# FEATURES

- Analog Interface for Host cell Measurement
  - Cell Input MUX, Level Shifter, and Scaler
  - 1.5-/ 3.0-V Low-Drift, Calibrated Reference Allows Accurate Analog to Digital Conversions
- Analog Interface for Host Current Measurement
  - Variable Gain Current Sense Amplifier Capable of Operation with 1-mΩ Sense Resistor
- Switchable Thermistor Bias output for Host Temperature Measurements
- Overcurrent Comparator with Dynamically Adjustable Threshold
  - Alerts Host to Potential Overcurrent Faults
  - May be used to Wake up Host on Load Connect
- Integrated Cell Balancing FETs
  - Individual Host Control
  - 50 mA per-cell Balancing Current
- Supports Cell Sense-line Open Wire Detection
- Integrated 3.3-V Regulator for Powering Micro-controller and/or LEDs
- I<sup>2</sup>C Interface for Host Communications
- Optional Packet CRC for Robust Operation
- Supply Voltage Range From 4.2 to 26.4 V
- Low Power Consumption
  - 40 µA Typical in Normal Mode
  - 1.5 µA Maximum in Sleep Mode
- 20-pin TSSOP or 24-pin QFN Package

# APPLICATIONS

- Primary Protection in Li-Ion Battery Packs
  - Cordless Power Tools
  - Light Electric Vehicles (E-Bike, Scooter, etc.)
  - UPS Systems
  - Medical Equipment
  - Portable Test Equipment

# DESCRIPTION

The bq76925 Host controlled analog front end (AFE) is part of a complete pack monitoring, balancing and protection system for 3-, 4-, 5-, or 6-series cell Li-Ion and Li-Polymer batteries. The bq76925 allows a Host controller to easily monitor individual cell voltages, pack current and temperature. This information may be used by the Host to determine unsafe or faulty operating conditions such as overvoltage, undervoltage, over-temperature and overcurrent, as well as cell imbalance, state of charge and state of health conditions.

Cell input voltages are level-shifted, multiplexed, scaled, and output for measurement by a Host ADC. A low-drift calibrated reference voltage is provided on a dedicated pin to enable accurate measurements.

The voltage across an external sense resistor is amplified and output to a Host ADC for both charge and discharge current measurements. Two gain settings enable operation with a variety of sense resistor values over a wide range of pack currents.

To enable temperature measurements by the Host, the AFE provides a separate output pin for biasing an external thermistor network. This output can be switched on and off under Host control to minimize power consumption.

The bq76925 includes a comparator with a dynamically selectable threshold for monitoring current. The comparator result is driven through an open-drain output to alert the host when the threshold is exceeded. This feature can be used to wake up the Host on connection of the load, or to alert the Host to a potential fault condition.

The bq76925 integrates cell balancing FETs that are fully controlled by the Host. The balancing current is set by external resistors up to a maximum value of 50 mA. These same FETs may be utilized in conjunction with cell voltage measurements to detect an open wire on a cell sense-line.

The Host communicates with the AFE via an  $I^2C$  interface. A packet CRC may optionally be used to ensure robust operation. The device may be put into a low-current sleep mode via the  $I^2C$  interface and awakened by pulling up the ALERT pin.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**A** 

# bq76925



#### SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# PIN DIAGRAMS

	(TOP VIEW)	
		_
VCTL 🗅	•	20 V3P3
BAT 🗅		19 SCL
VC6 🛽		18 SDA
VC5 🖪		17 VREF
VC4 5	bq76925	16 VTB
VC3 🖻	bq70925	15 VCOUT
VC2 🔽		14 VIOUT
VC1 🛽		13 ALERT
9 VC0		12 SENSEP
VSS 10		11 SENSEN

**PW PACKAGE** 



#### **PIN FUNCTIONS**


PIN N	ю.		TYPE	DECODIDITION
TSSOP	QFN	NAME	TYPE	DESCRIPTION
1	23	VCTL	Output	3.3-V Regulator control voltage <sup>(1)</sup>
2	24	BAT	Power	Supply voltage, tied to most positive cell
3	1	VC6	Input	Sense voltage for most positive cell
4	2	VC5	Input	Sense voltage for second most positive cell
5	3	VC4	Input	Sense voltage for third most positive cell
6	4	VC3	Input	Sense voltage for fourth most positive cell
7	5	VC2	Input	Sense voltage for fifth most positive cell
8	6	VC1	Input	Sense voltage for least positive cell
9	7	VC0	Input	Sense voltage for negative end of cell stack
10	8	VSS	Power	Ground
	9	NC	NA	No Connection (leave open)
	10	NC	NA	No Connection (leave open)
11	11	SENSEN	Input	Negative current sense
12	12	SENSEP	Input	Positive current sense
13	13	ALERT	Output	Overcurrent alert (open drain)
14	14	VIOUT	Output	Current measurement voltage
15	15	VCOUT	Output	Cell measurement voltage
16	16	VTB	Output	Bias voltage for thermistor network
17	17	VREF	Output	Reference voltage for ADC
18	18	SDA	Input / Output	I <sup>2</sup> C Data (open drain)
19	19	SCL	Input	I <sup>2</sup> C Clock (open drain)
20	20	V3P3	Output	3.3-V Regulator
	21	NC	NA	No Connection (leave open)
	22	NC	NA	No Connection (leave open)

(1) When a bypass FET is used to supply the regulated 3.3-V load current, VCTL automatically adjusts to keep V3P3 = 3.3 V. If VCTL is tied to BAT, the load current is supplied through V3P3.



SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

# FUNCTIONAL BLOCK DIAGRAM



#### **ORDERING INFORMATION**<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	PART NUMBER <sup>(2)</sup>						
–25°C to 85°C	20-Pin PW	bq76925PW						
-25 C 10 85 C	24-Pin RGE	bq76925RGE						

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) The PW and RGE package options are also available taped and reeled. Add an R suffix to the device type (e.g., bq76925PWR for 2000 units per reel). See applications section of data sheet for layout information.



### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

				RANGE <sup>(2)</sup>		
			MIN	MAX	UNITS	
V <sub>BAT</sub>	Supply voltage range	BAT	-0.3	36	V	
		Input voltage	-0.3	9		
		Cell input, VCn, n = 1 to 6	-0.3	(6 × n)		
V		BAT to VC6 differential	-10	10	v	
VI	range	VC0 <sup>(3)</sup>	-3 3	3	v	
	0	SENSEP, SENSEN	-3	3		
		SCL, SDA	-0.3	6		
		VCOUT, VIOUT, VREF	-0.3	3.6		
	Output	VTB, V3P3	-0.3	7	v	
Vo	voltage range	ALERT	-0.3	30	V	
	0	VCTL	-0.3	36		
I <sub>CB</sub>	Cell balan	cing current		70	mA	
I <sub>IN</sub>	Cell input	current	-25	70	mA	
T <sub>STG</sub>	Storage te	emperature range	-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are relative to VSS, except "Cell input differential."

(3) Negative voltage swings on VC0 in the absolute maximum range can cause unwanted circuit behavior and should be avoided.

#### THERMAL INFORMATION

		bq7	6925	
	THERMAL METRIC <sup>(1)</sup>	TSSOP (PW PACKAGE)	QFN (RGE PACKAGE)	UNITS
		(20) PINS	(24) PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	97.5	36.0	
θ <sub>JC (top)</sub>	Junction-to-case (top) thermal resistance	31.7	38.6	
$\theta_{JB}$	Junction-to-board thermal resistance	48.4	14.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.5	0.6	C/vv
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	47.9	14.0	
θ <sub>JC (bottom)</sub>	Junction-to-case (bottom) thermal resistance	n/a	4.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

# **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

				MIN	TYP	MAX	UNIT
	Supply voltage range	BAT		4.2		26.4	V
		Cell input	differential, VCn to VCn+1, n = 0 to 5	1.4		4.4	V
		Cell input, VCn, n = 1 to 6				4.4 × n	V
		BAT to V	C6 differential	-8		8	V
V <sub>IN</sub>	Input voltage range	VC0, SEN	ISEN		0		V
۷IN	input voltage range	SENSEP		-125		375	mV
		SCL, SDA	A	0		5.5	V
		V3P3	Backfeeding <sup>(2)</sup>			5.5	V
		ALERT	Wakeup function	0		26.4	V
		VCOUT,	VIOUT	0		V3P3 + 0.2	V
		VDEE	REFSEL = 0		1.5		V
		VREF	REFSEL = 1		3.0		V
V <sub>OUT</sub>	Output voltage range	VTB				5.5	V
		V3P3	Regulating		3.3		V
		VCTL		0.8		26.4	V
		ALERT	Alert function	0		5.5	V
I <sub>CB</sub>	Cell balancing current			0		50	mA
R <sub>BAT</sub>	BAT filter resistance				100		Ω
C <sub>BAT</sub>	BAT filter capacitance				10		μF
R <sub>IN</sub>	External cell input resistance				<sup>(3)</sup> 100		Ω
C <sub>IN</sub>	External cell input capacitance			0.1	1	10	μF
R <sub>SENSEN</sub> R <sub>SENSEP</sub>	Current sense input filter resistance				1K		Ω
C <sub>SENSE</sub>	Current sense input filter capacitance	e			0.1		μF
D		Without e	xternal bypass transistor		0		0
R <sub>VCTL</sub>	VCTL pullup resistance	With exte	rnal bypass transistor		200K		Ω
<u> </u>		Without e	xternal bypass transistor		4.7		
C <sub>V3P3</sub>	V3P3 output capacitance	With exte	rnal bypass transistor		1.0		μF
C <sub>REF</sub>	VREF output capacitance			1.0			μF
<u> </u>		VCOUT		0.1			μF
C <sub>OUT</sub>	ADC channel output capacitance	VIOUT		470		2000	pF
T <sub>OPR</sub>	Operating free-air temperature			-25		85	°C
T <sub>FUNC</sub>	Functional free-air temperature			-40		100	°C

(1)

All voltages are relative to VSS, except "Cell input differential." Internal 3.3-V regulator may be overridden (i.e. backfed) by applying an external voltage larger than the regulator voltage. R<sub>IN,MIN</sub> = 0.5 × (VCn<sub>MAX</sub> / 50 mA) if cell balancing used so that maximum recommended cell balancing current is not exceeded. (2) (3)



www.ti.com

# ELECTRICAL CHARACTERISTICS

BAT = 4.2 to 26.4 V, VCn = 1.4 to 4.4,  $T_A = -25^{\circ}C$  to  $85^{\circ}C$ Typical values stated where  $T_A = 25^{\circ}C$  and BAT= 21.6 V (unless otherwise noted)

# Supply Current

	PARAMETER	TEST CONDITION		MIN	TYP	МАХ	UNIT
I <sub>DD1</sub>	Normal mode supply current	All device functions enabled All pins unloaded SDA and SCL high			40	48	μA
I <sub>DD2</sub>	Standby mode 1 supply current	V3P3 and overcurrent monitor enabled All pins unloaded All other device functions disabled SDA and SCL high			14	17	μA
I <sub>DD3</sub>	Standby mode 2 supply current	V3P3 enabled All pins unloaded All device functions disabled SDA and SCL high			12	14	V
I <sub>DD4</sub>	Sleep mode supply current	V3P3 disabled All pins unloaded All device functions disabled SDA and SCL low			1.0	1.5	μA
		All cell voltages equal	n = 6		2.4	2.7	
I <sub>VCn</sub>	Input current for selected cell	Cell balancing disabled Open cell detection disabled during cell voltage monitoring	n = 1 – 5			< 0.5	μA
$\Delta I_{VCn}$	Cell to cell input current difference	All cell voltages equal Cell balancing disabled Open cell detection disabled				< 0.2	μA

# Internal Power Control (Startup and Shutdown)

	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
	Dower on react valtage		Initial BAT < 1.4 VBAT rising <sup>(1)</sup>	4.3	4.5	4.7	V
V <sub>POR</sub>	Power on reset voltage	Measured at BAT pin	Initial BAT > 1.4 VBAT rising <sup>(1)</sup>	6.5	7.0	7.5	V
V <sub>SHUT</sub>	Shutdown voltage <sup>(2)</sup>	Measured at BAT pin, BAT falling				3.6	V
t <sub>POR</sub>	Time delay after POR before I2C comms allowed	CV3P3 = 4.7 µF	CV3P3 = 4.7 µF			1	ms
V <sub>WAKE</sub>	Wakeup voltage	Measured at ALERT pin		0.8		2	V
t <sub>WAKE_PLS</sub>	Wakeup signal pulse width					5	μs
t <sub>WAKE_DLY</sub>	Time delay after wakeup before I2C comms allowed	CV3P3 = 4.7 µF	V3P3 = 4.7 µF			1	ms

(1) Initial power up will start with BAT < 1.4 V, however if BAT falls below  $V_{SHUT}$  after rising above  $V_{POR}$ , the power on threshold depends on the minimum level reached by BAT after falling below  $V_{SHUT}$ 

(2) Following POR, the device will operate down to this voltage.

# 3.3 V Voltage Regulator

www.ti.com

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
3.3 V V	OLTAGE REGULATOR					
V <sub>CTL</sub>	Regulator control voltage (1)(2)	Measured at VCTL, V3P3 regulating	3.3		26.4	V
V <sub>V3P3</sub>	Regulator output	Measured at V3P3, $I_{REG} = 0$ to 4 mA, BAT = 4.2 to 26.4 V	3.2	3.3	3.4	V
I <sub>REG</sub>	V3P3 output current				4.0	mA
I <sub>SC</sub>	V3P3 short circuit current limit	V3P3 = 0.0 V	10.0		17.0	mA
$V_{\text{TB}}$	Thermistor bias voltage	Measured at VTB, $I_{TB} = 0$		V <sub>V3P3</sub>		V
I <sub>TB</sub>	Thermistor bias current				1.0	mA
R <sub>TB</sub>	Thermistor bias internal resistance	$R_{DS,ON}$ for internal FET switch, $I_{TB} = 1.0 \text{ mA}$		90	130	Ω

(1) When a bypass FET is used to supply the regulated 3.3V load current, VCTL automatically adjusts to keep V3P3 = 3.3 V. Note that  $V_{CTL,MIN}$  and the FET  $V_{GS}$  will determine the minimum BAT voltage at which the bypass FET will operate.

If VCTL is tied to BAT, the load current is supplied through V3P3. (2)

#### **Voltage Reference**

	PARAMETER	TEST CONDITI	ON	MIN	TYP	MAX	UNIT
VOLTAGE	REFERENCE						
		Before gain correction, $T_A = 25^{\circ}C$	REF_SEL = 0	1.44		1.56	V
V	Valtara reference output		REF_SEL = 1	2.88		3.12	
V <sub>REF</sub>	V <sub>REF</sub> Voltage reference output	After gain correction, $^{(1)}T_A = 25^{\circ}C$	REF_SEL = 0	-0.1%	1.5	+0.1%	
			REF_SEL = 1	-0.1%	3.0	+0.1%	
			VCOUT_SEL = 2	-0.9%	0.5 × V <sub>REF</sub>	+0.9%	V
V <sub>REF_CAL</sub>	Reference calibration voltage	Measured at VCOUT	VCOUT_SEL = 3	-0.5%	0.85 × V <sub>REF</sub>	+0.5%	
			$(0.85 \times V_{REF}) - (0.5 \times V_{REF})$	-0.3%	0.35 × V <sub>REF</sub>	+0.3%	V
$\Delta V_{REF}$	Voltage reference tolerance	$T_A = 0 - 50^{\circ}C$		-40		40	ppm/ °C
I <sub>REF</sub>	VREF output current					10	μA

(1) Gain correction factor determined at final test and stored in non-volatile storage. Gain correction is applied by Host controller.

# **Cell Voltage Amplifier**

	PARAMETER	ARAMETER TEST CONDITION		MIN	TYP	MAX	UNIT
~			REF_SEL = 0	-1.6%	0.3	1.5%	
G <sub>VCOUT</sub>	Cell voltage amplifier gain	Measured from VCn to VCOUT	REF_SEL = 1	-1.6%	0.6	1.5%	
O <sub>VCOUT</sub>	Cell voltage amplifier offset	Measured from VCn to VCOUT		-16		15	mV
		Measured at VCOUT, VCn = 5.0 V	REF_SEL = 0	1.47	1.5	1.53	V
V <sub>COUT</sub>	Cell voltage amp output range <sup>(1)</sup>	Measured at $VCOOT$ , $VCH = 5.0$ V	REF_SEL = 1	2.94	3.0	3.06	V
		Measured at VCOUT, VCn = 0.0 V			0.0		V
		VCn = 1.4 V to 4.4 V, After	$T_A = 25^{\circ}C$	-3		3	
$\Delta V_{COUT}$	Cell voltage amplifier accuracy	correction, <sup>(2)</sup> Measured at VCOUT <sup>(3)</sup>	$T_A = 0^{\circ}C$ to $50^{\circ}C$	-5		5	mV
		$REF_SEL = 1^{(4)}$	$T_A = -25^{\circ}C \text{ to } 85^{\circ}C$	-8		8	
I <sub>VCOUT</sub>	VCOUT output current <sup>(5)</sup>		·			10	μA
t <sub>VCOUT</sub>	Delay from VCn select to VCOUT	Output step of 200 mV. $C_{OUT} = 0.1$	μF			100	μs

For VCn values greater than 5.0 V, VCOUT clamps at approximately V3P3.
 Correction factor determined at final test and stored in non-volatile storage. Correction is applied by Host controller.

(3)

Output referred. Input referred accuracy is calculated as  $\Delta V_{COUT}$  /  $G_{VCOUT}$  (e.g. 3 / 0.6 = 5). Correction factors are calibrated for gain of 0.6. Tolerance at gain of 0.3 is approximately doubled. Contact TI for information on devices (4) calibrated to a gain of 0.3.

(5) Max DC load for specified accuracy.



**EXAS** 

#### www.ti.com

#### **Current Sense Amplifier**

	PARAMETER	TEST CON	DITION	MIN	TYP	MAX	UNIT
<u> </u>	Current conce emplifier acin	Measured from SENSEN,	$I_GAIN = 0$		4		
G <sub>VIOUT</sub>	Current sense amplifier gain	SENSEP to VIOUT	I_GAIN = 1		8		
V <sub>IIN</sub>	Current sense amp input range	Measured from SENSEN, SENSEP to VSS		-125		375	mV
		Measured at VIOUT	REF_SEL = 0	0.25		1.25	V
N/	Current sense amp output range		REF_SEL = 1	0.5		2.5	V
V <sub>IOUT</sub>	Zone comment content	Measured at VIOUT	REF_SEL = 0		1.0		V
	Zero current output	SENSEP = SENSEN REF_SEL = 1			2.0		V
$\Delta V_{\text{IOUT}}$	Current amplifier accuracy		L. L	-1%		1%	
IV <sub>IOUT</sub>	VIOUT output current <sup>(1)</sup>					10	μA

(1) Max DC load for specified accuracy

#### **Over Current Comparator**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>BAT_COMP</sub>	Minimum VBAT for comparator operation <sup>(1)</sup>				5	V
G <sub>VCOMP</sub>	Comparator amplifier gain	Measured from SENSEP to comparator input		1		
VITRIP	Current comparator trip threshold <sup>(2)</sup>		25		400	mV
A) (		V <sub>ITRIP</sub> = 25 mV	-6		6	mV
$\Delta V_{ITRIP}$	Current comparator accuracy	V <sub>ITRIP</sub> > 25 mV	-10%		10%	V
V <sub>OL_ALERT</sub>	ALERT Output Low Logic	I <sub>ALERT</sub> = 1 mA			0.4	V
V <sub>OH_ALERT</sub>	ALERT Output High Logic <sup>(3)</sup>		NA	NA	NA	
I <sub>ALERT</sub>	ALERT Pulldown current	ALERT = 0.4 V, Output driving low	1			mA
I <sub>ALERT_LKG</sub>	ALERT Leakage current	ALERT = 5.0 V, Output high-Z			< 1	μA
t <sub>OC</sub>	Comparator response time				100	μs

The Over Current Comparator is not guaranteed to work when VBAT is below this voltage. (1)

Trip threshold selectable from 25, 50, 75, 100, 125, 150, 175, 200, 225, 250, 275, 300, 325, 350, 375 or 400 mV

(2) (3) This parameter NA because output is open drain.

# **Internal Temperature Measurement**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>TEMP_INT</sub>	Internal temperature voltage	Measured at VCOUT, T <sub>INT</sub> = 25°C	1.15	1.2	1.25	V
$\Delta V_{\text{TEMP}_{\text{INT}}}$	Internal temperature voltage sensitivity			-4.4		mV / ⁰C

# **Cell Balancing and Open Cell Detection**


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R <sub>BAL</sub>	Call balancing internal residence (1)	$R_{DS,ON}$ for VC1 internal FET switch, VCn = 3.6 V	1	3	5	0
	Cell balancing internal resistance <sup>(1)</sup>	$R_{\text{DS,ON}}$ for internal VC2 to VC6 FET switch, VCn = 3.6 V	3	5.5	8	Ω


(1) Balancing current is not internally limited. The cell balancing operation is completely controlled by the Host processor, no automatic function or time-out is included in the part. Care must be used to ensure that balancing current through the part is below the maximum power dissipation limit. The Host algorithm is responsible for limiting thermal dissipation to package ratings.

# I<sup>2</sup>C Compatible Interface

DC PARA	METERS		MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Input Low Logic Threshold				0.6	V
V <sub>IH</sub>	Input High Logic Threshold		2.8			V
V <sub>OL</sub>	Output Low Logic Drive	I <sub>OL</sub> = 1 mA			0.20	V
		I <sub>OL</sub> = 2.5 mA			0.40	
V <sub>OH</sub>	Output High Logic Drive (Not applicable due to c	open-drain outputs)		N/A	V	
I <sub>LKG</sub>	I <sup>2</sup> C Pin Leakage	Pin = 5.0 V, Output in high-Z			< 1	μA
AC PARA	METERS					
t <sub>r</sub>	SCL, SDA Rise Time				1000	ns
t <sub>f</sub>	SCL, SDA Fall Time				300	ns
t <sub>w(H)</sub>	SCL Pulse Width High	4.0			μs	
t <sub>w(L)</sub>	SCL Pulse Width Low	4.7			μs	
t <sub>su(STA)</sub>	Setup time for START condition		4.7			μs
t <sub>h(STA)</sub>	START condition hold time after which first clock	k pulse is generated	4.0			μs
t <sub>su(DAT)</sub>	Data setup time		250			ns
t <sub>h(DAT)</sub>	Data hold time		0 <sup>(1)</sup>			μs
t <sub>su(STOP)</sub>	Setup time for STOP condition		4.0			μs
t <sub>su(BUF)</sub>	Time the bus must be free before new transmiss	sion can start	4.7			μs
t <sub>V</sub>	Clock Low to Data Out Valid				900	ns
t <sub>h(CH)</sub>	Data Out Hold Time After Clock Low		0			ns
f <sub>SCL</sub>	Clock Frequency		0		100	kHz
t <sub>WAKE</sub>	I2C ready after transition to Wake Mode				2.5	ms

(1) Devices must provide internal hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.







www.ti.com

# OPERATIONAL OVERVIEW

# INTRODUCTION

The bq76925 Host controlled analog front end (AFE) is part of a complete pack monitoring, balancing and protection system for 3 to 6 series cell Lithium batteries. The bq76925 allows a Host controller to easily monitor individual cell voltages, pack current and temperature. This information can be used by the Host to detect and act on a fault condition caused when one or more of these parameters exceed the limits of the application. In addition, this information may be used by the Host to determine end-of-charge, end-of-discharge and other gas-gauging and state of health conditions.




Figure 2. Example of bq76925 With Host Controller



ba76925

#### www.ti.com

# **POWER MODES**

#### Power On Reset (POR)

When initially powering up the bq76925, the voltage on the BAT pin must exceed  $V_{POR}$  (4.7 V max) before the device will turn on. Following this, the device will remain operational as long as the voltage on BAT remains above  $V_{SHUT}$  (3.6 V max). If the BAT voltage falls below  $V_{SHUT}$  the device will shut down. Recovery from shutdown occurs when BAT rises back above the  $V_{POR}$  threshold and is equivalent to a POR. The  $V_{POR}$  threshold following a shutdown depends on the minimum level reached by BAT after crossing below  $V_{SHUT}$ . If BAT does not fall below ~1.4 V, a higher  $V_{POR}$  (7.5 V max) applies. This is illustrated in Figure 3.




Figure 3. Power On State vs V<sub>BAT</sub>

Following a power on reset, all volatile registers assume their default state. Therefore, care must be taken that transients on the BAT pin during normal operation do not fall below  $V_{SHUT}$ . To avoid this condition in systems subject to extreme transients or brown-outs, a hold-up circuit such as the one shown in the functional diagram is recommended. When a hold-up circuit is used, care must be taken to observe the BAT to VC6 maximum ratings.

#### Standby

Individual device functions such as cell translator, current amplifier, reference and current comparator can be enabled and disabled under Host control by writing to the POWER\_CTL register. This feature can be used to save power by disabling functions that are unused. In the minimum power standby mode, all device functions can be turned off leaving only the 3.3 V regulator active.

#### Sleep

In addition to standby, a sleep mode is provided by which the Host can order the bq76925 to shutdown all internal circuitry including the LDO regulator. In this mode the device will consume a minimal amount of current (<  $1.5 \mu$ A) due only to leakage and powering of the wake-up detection circuitry.

Sleep mode is entered by writing a '1' to the SLEEP bit in the POWER\_CTL register. In sleep mode, all functions including the LDO are disabled. Wake-up is achieved by pulling up the ALERT pin; however the wake-up circuitry is not armed until the voltage at V3P3 drops to ~0 V. To facilitate the discharge of V3P3, an internal 3-k $\Omega$  pull-down is connected from V3P3 to VSS during the time that sleep mode is active. Once V3P3 is discharged, the bq76925 may be awakened by pulling the ALERT pin above V<sub>WAKE</sub> (2 V max).

Copyright © 2011, Texas Instruments Incorporated



The SLEEP\_DIS bit in the POWER\_CTL register acts as an override to the sleep function. When SLEEP\_DIS is set to '1', writing the SLEEP bit has no effect (i.e. sleep mode cannot be entered). If SLEEP\_DIS is set after sleep mode has been entered, the device will immediately exit sleep mode. This scenario can arise if SLEEP\_DIS is set after SLEEP is set, but before V3P3 has discharged below a valid operating voltage. This scenario can also occur if the V3P3 pin is held up by external circuitry and not allowed to fully discharge.

If the over-current alert function is not used, the ALERT pin can function as a dedicated wake-up pin. Otherwise, the ALERT pin will normally be pulled up to the LDO voltage, so care must be taken in the system design so that the wake-up signal does not interfere with proper operation of the regulator.

# Internal LDO Voltage Regulator

The bq76925 provides a regulated 3.3 V supply voltage on the V3P3 pin for operating the device's internal logic and interface circuitry. This regulator may also be used to directly power an external microcontroller or other external circuitry up to a limit of 4 mA load current. In this configuration, the VCTL pin is tied directly to the BAT pin. For applications requiring more than 4 mA, an external bypass transistor may be used to supply the load current. In this configuration the VCTL pin is tied to the gate of the bypass FET. These two configurations are show in Figure 4.




Figure 4. LDO Regulator Configurations

For the configuration of Figure 4B), a high gain bypass device should be used to ensure stability. A bipolar PNP or p-channel FET bypass device may be used. Contact TI for recommendations.

The LDO regulator may be overridden (i.e., back-fed) by an external supply voltage greater than the regulated voltage on V3P3. In this configuration the bq76925 internal logic and interface circuitry will operate from the external supply and the internal 3.3 V regulator will supply no load current.

# ADC Interface

The bq76925 is designed to interface to a multi-channel analog-to-digital converter (ADC) located in an external Host controller, such as an MSP430 Microcontroller or equivalent. Three outputs provide voltage, current and temperature information for measurement by the Host. In addition, the bq76925 includes a low-drift calibrated 1.5 / 3 V reference that is output on a dedicated pin for use as the reference input to the ADC.

The gain and offset characteristics of the bq76925 are measured during factory test and stored in non-volatile memory as correction factors. The Host reads these correction factors and applies them to the ADC conversion results in order to achieve high measurement accuracy. In addition, the precise voltage reference of the bq76925 can be used to calibrate out the gain and offset of the Host ADC.

#### Reference Voltage

The bq76925 outputs a stable reference voltage for use by the Host ADC. A nominal voltage of 1.5 V or 3 V is selected via the REF\_SEL bit in the CONFIG\_2 register. The reference voltage is very stable across temperature, but the initial voltage may vary by ±4%. The variation from nominal is manifested as a gain error in the ADC conversion result. To correct for this error, offset and gain correction factors are determined at final test and stored in the non-volatile registers VREF\_CAL and VREF\_CAL\_EXT. The Host reads the correction factors and applies them to the nominal reference voltage to arrive at the actual reference voltage as described under Cell Voltage Monitoring. After gain correction, the tolerance of the reference will be within ±0.1%.



#### Host ADC Calibration

All analog to digital converters have inherent gain and offset errors which adversely affect measurement accuracy. Some microcontrollers may be characterized by the manufacturer and shipped with ADC gain and offset information stored on-chip. It is also possible for such characterization to be done by the end-user on loose devices prior to PCB assembly, or as a part of the assembled PCB test.

For applications where such ADC characterization is not provided or is not practical, the bq76925 provides a means for in-situ calibration of the Host ADC. Through setting of the VCOUT\_SEL bits in the CELL\_CTL register two scaled versions of the reference voltage,  $0.5 \times V_{REF}$  and  $0.85 \times V_{REF}$ , can be selected for output on the VCOUT pin for measurement by the Host ADC. Measuring both scaled voltages enables the Host to do a two-point calibration of the ADC and compensate for the ADC offset and gain in all subsequent ADC measurement results as shown in Figure 5.

Note that the calibration accuracy will be limited by the tolerance of the scaled reference voltage output so that use of this method may not be effective. For these cases, it is recommended to use a higher accuracy source for the two-point calibration shown in Figure 5.




Figure 5. Host ADC Calibration Using V<sub>REF</sub>

# Cell Voltage Monitoring

The cell voltage monitoring circuits include an input level-shifter, multiplexer (MUX) and scaling amplifier. The Host selects one VCn cell input for measurement by setting the VCOUT\_SEL and CELL\_SEL bits in the CELL\_CTL register. The scaling factor is set by the REF\_SEL bit in the CONFIG\_2 register. The selected cell input is level shifted to VSS reference, scaled by a nominal gain  $G_{VCOUT} = 0.3$  (REF\_SEL = 0) or 0.6 (REF\_SEL = 1) and output on the VCOUT pin for measurement by the Host ADC.

Similar to the reference voltage, gain and offset correction factors are determined at final test for each individual cell input and stored in non-volatile registers VCn\_CAL (n = 1-6) and VC\_CAL\_EXT\_m (m = 1-2). These factors are read by the Host and applied to the ADC voltage measurement results in order to obtain the specified accuracy.

The cell voltage offset and gain correction factors are stored as 5-bit signed integers in 2's complement format. The most significant bits (VCn\_OC\_4, VCn\_GC\_4) are stored separately and must be concatenated with the least significant bits (VCn\_OFFSET\_CORR, VCn\_GAIN\_CORR).

The reference voltage offset and gain correction factors are stored respectively as a 6-bit and 5-bit signed integer in 2's complement format. As with the cell voltage correction factors, the most significant bits (VREF\_OC\_5, VREF\_OC\_4, VREF\_GC\_4) are stored separately and must be concatenated with the least significant bits (VREF\_OFFSET\_CORR, VREF\_GAIN\_CORR).

Downloaded from **Datasheet.su** 

Copyright © 2011, Texas Instruments Incorporated

# bq76925

SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

The actual cell voltage (VCn) is calculated from the measured voltage (VCOUT) as shown in the following equations:

$$VCn = \frac{VCOUT \times GC_{VREF} + OC_{VCOUT}}{G_{VCOUT}} \times (1 + GC_{VCOUT})$$

 $GC_{VCOUT} = [(VCn_GC_4 \leftrightarrow 4) + VCn_GAIN_CORR] \times 0.001,$ 

 $OC_{VCOUT} = [(VCn_OC_4 << 4) + VCn_OFFSET_CORR] \times 0.001,$ 

$$GC_{VREF} = (1 + [(VREF_GC_4 << 4) + VREF_GAIN_CORR] \times 0.001)$$

$$+ \frac{[(VREF_OC_5 << 5) + (VREF_OC_4 << 4) + VREF_OFFSET_CORR] \times 0.001}{VREF_{NOMINAL}}$$
(2)

#### Cell Amplifier Headroom Under Extreme Cell Imbalance

For cell voltages across (VC1 – VC0) that are less than  $\sim$ 2.64 V, extreme cell voltage imbalances between (VC1 – VC0) and (VC2 – VC1) can lead to a loss of gain in the (VC2 – VC1) amplifier. The cell imbalance at which the loss of gain occurs is determined by the following equation:

 $(VC2 - VC1) \times 0.6 > (VC1 - VSS)$ 

Assuming VC0 = VSS, it can be seen that when (VC1 - VC0) > 2.64 volts, the voltage across (VC2 - VC1) can range up to the limit of 4.4 V without any loss of gain. At the minimum value of (VC1 - VC0) = 1.4 V, an imbalance of more than 900 mV is tolerated before any loss of gain in the (VC2 - VC1) amplifier. For higher values of (VC1 - VC0), increasingly large imbalances are tolerated. For example, when (VC1 - VC0) = 2.0 V, an imbalance up to 1.33 V (i.e. (VC2 - VC1) = 3.33 V) results in no degradation of amplifier performance.

Normally, cell imbalances greater than 900 mV will signal a faulty condition of the battery pack and its use should be discontinued. The loss of gain on the second cell input does not affect the ability of the system to detect this condition. The gain fall-off is gradual so that the measured imbalance will never be less than the critical imbalance set by Equation 3.

Therefore if the measured (VC2 – VC1) is greater than (VC1 – VSS) / 0.6, a severe imbalance is detected and the pack should enter a fault state which prevents further use. In this severe cell imbalance condition comparisons of the measured (VC2 – VC1) to any over-voltage limits will be optimistic due to the reduced gain in the amplifier, further emphasizing the need to enter a fault state.

# Cell Amplifier Headroom Under BAT Voltage Drop

Voltage differences between BAT and the top cell potential come from two sources as shown in Figure 6: V3P3 regulator current that flows through the  $R_{BAT}$  filter resistor, and the voltage drop in the series diode  $D_{BAT}$  of the hold-up circuit. These effects cause BAT to be less than the top cell voltage measured by the cell amplifier.

www.ti.com

(1)

(3)






Figure 6. Sources of Voltage Drop Affecting the BAT Pin

The top cell amplifier (VC6 – VC5) is designed to measure an input voltage down to 1.4 V with a difference between the BAT and VC6 pin up to 1.2 V (i.e. BAT can be 1.2 V lower than VC6). However, in applications with fewer than 6 cells, the upper cell inputs are typically shorted to the top cell input. For example, in a 5-cell application VC6 and VC5 would be shorted together and the (VC5 – VC4) amplifier would measure the top cell voltage. The case is similar for 4- and 3-cell applications.

For these cases when using the (VC5 – VC4), (VC4 –VC3) or (VC3 – VC2) amplifier to measure the top cell, the difference between BAT and the top cell amplifier must be less than 240 mV in order to measure cell voltages down to 1.4 V. Note that at higher cell input voltages the top amplifier tolerates a greater difference. For example, in a 5-cell configuration (VC6 and VC5 tied together) the (VC5 – VC4) amplifier is able to measure down to a 1.7 V input with a 600 mV difference between VC5 and BAT.

Accordingly, in systems with fewer than 6 cells it is important in system design to minimize  $R_{BAT}$  and to use a Schottky type diode for  $D_{BAT}$  with a low forward voltage. If it is not possible to reduce the drop at BAT to an acceptable level, then for 4 and 5 cell configurations the (VC6 – VC5) amplifier may be used as the top cell amplifier as show in Table 1, which allows up to a 1.2 V difference between BAT and top cell.

Configuration	Cell 5	Cell 4	Cell 3	Cell 2	Cell 1	Unused Cell Inputs
5-cell	VC6 – VC5	VC4 – VC3	VC3 – VC2	VC2 – VC1	VC1 – VC0	Short VC5 to VC4
4-cell		VC6 – VC5	VC3 – VC2	VC2 – VC1	VC1 – VC0	Short VC5 to VC4 to VC3

#### Table 1. Alternate Connections for 4 and 5 Cells

#### **Current Monitoring**

Current is measured by converting current to voltage via a sense resistor connected between SENSEN and SENSEP. A positive voltage at SENSEP with respect to SENSEN indicates a discharge current is flowing, and a negative voltage indicates a charge current. The small voltage developed across the sense resistor is amplified by gain  $G_{VIOUT}$  and output on the VIOUT pin for conversion by the Host ADC. The voltage on VIOUT is always positive and for zero current is set to 3/4 of the output range. The current sense amplifier is inverting; discharge current causes VIOUT to decrease and charge current causes VIOUT to increase. Therefore, the measurement range for discharge currents is 3 times the measurement range for charge currents.

The current sense amplifier is preceded by a multiplexer that allows measurement of either the SENSEN or SENSEP input with respect to VSS. The Host selects the pin for measurement by writing the I\_AMP\_CAL bit in the CONFIG\_1 register. The Host then calculates the voltage across the sense resistor by subtracting the measured voltage at SENSEN from the measured voltage at SENSEP. If the SENSEN and VSS connections are such that charge and discharge currents do not flow through the connection between them, i.e. there is no voltage drop between SENSEN and VSS due to the current being measured, then the measurement of the SENSEN voltage can be regarded as a calibration step and stored by the Host for use as a pseudo-constant in the  $V_{\text{SENSE}}$  calculation. The SENSEN voltage measurement would then only need updating when changing environmental conditions warrant.

The Host sets  $G_{VIOUT}$  by writing the I\_GAIN bit in the CONFIG\_1 register. The available gains of 4 and 8 enable operation with a variety of sense resistor values over a broad range of pack currents. The gain may be changed at any time allowing for dynamic range and resolution adjustment. The input and output ranges of the amplifier are determined by the value of the REF\_SEL bit in the CONFIG\_2 register. These values are shown in Table 2. Because the current amplifier is inverting, the Min column under Output Range corresponds to the Max column under Input Range. Likewise, the Max column under Output Range corresponds to the Min column under Input Range.

The actual current is calculated from the measured voltage (VIOUT) as follows. Note that  $V_{SENSE}$  is positive when discharge current is flowing. In keeping with battery pack conventions, the sign of  $I_{SENSE}$  is inverted so that discharge current is negative.

 $V_{SENSE} = \frac{-(VIOUT(SENSEP) - VIOUT(SENSEN))}{G_{VIOUT}}$  $I_{SENSE} = -\frac{V_{SENSE}}{R_{SENSE}}$ 

(4)

			VIOUT (V) at	Input Ran	ge <sup>(1)</sup> (mV)	Output Ra	ange (V) <sup>(2)</sup>	I <sub>SENSE</sub> Range (A)	ISENSE
REF_SEL	I_GAIN	Gain	I <sub>SENSE</sub> = 0 (typical)	Min	Мах	Min	Мах	at $R_{SENSE} = 1$ $m\Omega$	Resolution (mA)w/10-bit ADC <sup>(3)</sup>
0	0	4	1.0	-62.5	187.5	0.25	1.25	-62.5 - 187.5	366
0	1	8	1.0	-14	91	0.27	1.11	-14 - 91	183
1	0	4	2.0	-125	375	0.5	2.5	-125 - 375	732
1	1	8	2.0	-62.5	187.5	0.5	2.5	-62.5 - 187.5	366

# Table 2. Current Amplifier Configurations

(1) SENSEN or SENSEP measured with respect to VSS.

(2) Output range assumes typical value of VIOUT at I<sub>SENSE</sub> = 0. For non-typical values, the output range will shift accordingly.

(3) Assumes 1 m $\Omega$  R<sub>SENSE</sub> and ADC reference voltage of 1.5 V and 3.0 V when REF\_SEL = 0 and 1, respectively.

#### **Over Current Monitoring**

The bq76925 also includes a comparator for monitoring the current sense resistor and alerting the Host when the voltage across the sense resistor exceeds a selected threshold. The available thresholds range from 25 mV to 400 mV and are set by writing the I\_THRESH bits in the CONFIG\_1 register. Positive (discharge) or negative (charge) current may be monitored by setting the I\_COMP\_POL bit in the CONFIG\_1 register. By the choice of sense resistor and threshold a variety of trip points are possible to support a wide range of applications.

The comparator result is driven through the open-drain ALERT output to signal the host when the threshold is exceeded. This feature can be used to wake up the Host on connection of a load, or to alert the Host to a potential fault condition. The ALERT pin state is also available by reading the ALERT bit in the STATUS register.

#### Temperature Monitoring

To enable temperature measurements by the Host, the bq76925 provides the LDO regulator voltage on a separate output pin (VTB) for biasing an external thermistor network. In order to minimize power consumption, the Host may switch the VTB output on and off by writing to the VTB\_EN bit in the POWER\_CTL register. Note that if the LDO is back-fed by an external source, the VTB bias will be switched to the external source.

In a typical application, the thermistor network will consist of a resistor in series with an NTC thermistor, forming a resistor divider where the output is proportional to temperature. This output may be measured by the Host ADC to determine temperature.

# Internal Temperature Monitoring

The internal temperature  $(T_{INT})$  of the bq76925 can be measured by setting VCOUT\_SEL = '01' and CELL\_SEL = '110' in the CELL\_CTL register. In this configuration, a voltage proportional to temperature  $(V_{TEMP_{INT}})$  is output on the VCOUT pin. This voltage is related to the internal temperature as follows:

 $V_{\text{TEMP}_{\text{INT}}}(\text{mV}) = V_{\text{TEMP}_{\text{INT}}}(T_{\text{INT}} = 25^{\circ}\text{C}) - T_{\text{INT}}(^{\circ}\text{C}) \times \Delta V_{\text{TEMP}_{\text{INT}}}$ 



# **Cell Balancing and Open Cell Detection**

The bq76925 integrates cell balancing FETs that are individually controlled by the Host. The balancing method is resistive bleed balancing, where the balancing current is set by the external cell input resistors. The maximum allowed balancing current is 50 mA per cell.

The Host may activate one or more cell balancing FETs by writing the BAL\_n bits in the BAL\_CTL register. To allow the greatest flexibility, the Host has complete control over the balancing FETs. However, in order to avoid exceeding the maximum cell input voltage, the bq76925 will prevent two adjacent balancing FETs from being turned on simultaneously. If two adjacent bits in the balance control register are set to 1, neither balancing transistor will be turned on. The Host based balancing algorithm must also limit the power dissipation to the maximum ratings of the device.

In a normal system, closing a cell balancing FET will cause 2 cell voltages to appear across one cell input. This fact can be utilized to detect a cell sense-line open condition, i.e. a broken wire from the cell sense point to the bq76925 VCn input. Table 3 shows how this can be accomplished. Note that the normal cell voltage measurements may represent a saturated or full scale reading. However, these will normally be distinguishable from the open cell measurement.

Kelvin			Method 1		Method 2					
input to	Turn On		Result		Turn On	Measure	Result			
test	Turn On	Measure	Normal	Open	Turn On	weasure	Normal	Open		
VC0	BAL_1	CELL2	CELL2 + 0.5 × CELL1	CELL2						
VC1	BAL_2	CELL3	CELL3 + 0.5 × CELL2	CELL3						
VC2	BAL_3	CELL4	CELL4 + 0.5 × CELL3	CELL4	BAL_2	CELL1	CELL1 + 0.5 × CELL2	CELL1		
VC3	BAL_4	CELL5	CELL5 + 0.5 × CELL4	CELL5	BAL_3	CELL2	CELL2 + 0.5 × CELL3	CELL2		
VC4	BAL_5	CELL6	CELL6 + 0.5 × CELL5	CELL6	BAL_4	CELL3	CELL3 + 0.5 × CELL4	CELL3		
VC5					BAL_5	CELL4	CELL4 + 0.5 × CELL5	CELL4		
VC6					BAL_6	CELL5	CELL5 + 0.5 × CELL6	CELL5		

Table 3.	Open	Cell	Detection	Method
----------	------	------	-----------	--------

It should be noted that the cell amplifier headroom limits discussed above apply to the open cell detection method because by virtue of closing a switch between 2 cell inputs, internally to the device this appears as an extreme cell imbalance. Therefore, when testing for an open on CELL2 by closing the CELL1 balancing FET, the CELL2 measurement will be less than the expected normal result due to gain loss caused by the imbalance. However, the CELL2 measurement will still increase under this condition so that a difference between open (no change) and normal (measured voltage increases) can be detected.

# Host Interface

The Host communicates with the AFE via an I2C interface. A CRC byte may optionally be used to ensure robust operation. The CRC is calculated over all bytes in the message according to the polynomial  $x^8 + x^2 + x + 1$ .

# I<sup>2</sup>C Addressing

In order to reduce communications overhead, the addressing scheme for the I2C interface combines the slave device address and device register addresses into a single 7-bit address as shown below.

ADDRESS[6:0] = (I2C\_GROUP\_ADDR[3:0] << 3) + REG\_ADDR[4:0]

The I2C\_GROUP\_ADDR is a 4-bit value stored in the EEPROM. REG\_ADDR is the 5-bit register address being accessed, and can range from 0x00 - 0x1F. The factory programmed value of the group address is '0100'. Contact TI if an alternative group address is required.

For the default I2C\_GROUP\_ADDR, the combined address can be formed as shown in Table 4.

Table 4. Combined I2C Address for Default Group	
Address	

ADDRESS[6:0]								
6	4:0							
0	1	Register address						



# Bus Write Command to bq76925

The Host writes to the registers of the bq76925 as shown in Figure 7. The bq76925 acknowledges each received byte by pulling the SDA line low during the acknowledge period.

The Host may optionally send a CRC after the Data byte as shown. The CRC for write commands is enabled by writing the CRC\_EN bit in the CONFIG\_2 register. If the CRC is not used, then the Host generates the Stop condition immediately after the bq76925 acknowledges receipt of the Data byte.

When the CRC is disabled, the bq76925 will act on the command on the first rising edge of SCL following the ACK of the Data byte. This occurs as part of the normal bus setup prior to a Stop. If a CRC byte is sent while the CRC is disabled, the first rising edge of the SCL following the ACK will be the clocking of the first bit of the CRC. The bq76925 does not distinguish these two cases. In both cases, the command will complete normally, and in the latter case the CRC will be ignored.




Figure 7. I<sup>2</sup>C Write Command

#### Bus Read Command from bq76925

The Host reads from the registers of the bq76925 as shown in Figure 8. This protocol is similar to the write protocol, except that the slave now drives data back to the Host. The bq76925 acknowledges each received byte by pulling the SDA line low during the acknowledge period. When the bq76925 sends data back to the Host, the Host drives the acknowledge.

The Host may optionally request a CRC byte following the Data byte as shown. The CRC for read commands is always enabled, but not required. If the CRC is not used, then the Host simply NACK's the Data byte and then generates the Stop condition.




Figure 8. I<sup>2</sup>C Read Command

# **Register Map**

www.ti.com

Address	Name	Access	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	STATUS	R/W						ALERT	CRC_ERR	POR	
0x01	CELL_CTL	R/W			VCO	UT_SEL			CELL_SEL		
0x02	BAL_CTL	R/W			BAL_6	BAL_5	BAL_4	BAL_3	BAL_2	BAL_1	
0x03	CONFIG_1	R/W		I_THRESH				I_AMP_CAL		I_GAIN	
0x04	CONFIG_2	R/W	CRC_EN							REF_SEL	
0x05	POWER_CTL	R/W	SLEEP	SLEEP_DIS		I_COMP_EN	I_AMP_EN	VC_AMP_EN	VTB_EN	REF_EN	
0x06	Reserved	R/W									
0x07	CHIP_ID	RO		CHIP_ID							
0x08 – 0x0F	Reserved	R/W									
0x10	VREF_CAL	EEPROM		VREF_OFF	SET_CORR			VREF_GA	NN_CORR		
0x11	VC1_CAL	EEPROM	VC1_OFFSET_CORR				VC1_GAIN_CORR				
0x12	VC2_CAL	EEPROM		VC2_OFF	SET_CORR		VC2_GAIN_CORR				
0x13	VC3_CAL	EEPROM		VC3_OFF	SET_CORR			VC3_GA	IN_CORR		
0x14	VC4_CAL	EEPROM		VC4_OFF	SET_CORR			VC4_GA	IN_CORR		
0x15	VC5_CAL	EEPROM		VC5_OFF	SET_CORR			VC5_GA	IN_CORR		
0x16	VC6_CAL	EEPROM		VC6_OFF	SET_CORR			VC6_GA	IN_CORR		
0x17	VC_CAL_EXT_1	EEPROM	VC1_OC_4	VC1_GC_4	VC2_OC_4	VC2_GC_4					
0x18	VC_CAL_EXT_2	EEPROM	VC3_OC_4	VC3_GC_4	VC4_OC_4	VC4_GC_4	VC5_OC_4	VC5_GC_4	VC6_OC_4	VC6_GC_4	
0x10 – 0x1A	Reserved	EEPROM									
0x1B	VREF_CAL_EXT	EEPROM					1	VREF_OC_5	VREF_OC_4	VREF_GC_4	
0x1C – 0x1F	Reserved	EEPROM									

# **Register Descriptions**

# STATUS

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x00	STATUS	R/W						ALERT	CRC_ERR	POR
		Defaults:	0	0	0	0	0	0	0	1

ALERT: Over-current alert. Reflects state of the over-current comparator. '1' = over-current.

CRC\_ERR: CRC error status. Updated on every  $I^2C$  write packet when CRC\_EN = '1'. '1' = CRC error.

POR: Power on reset flag. Set on each power-up and wake-up from sleep. May be cleared by writing with '0'.

#### CELL\_CTL

Address	Name	Туре	D7 <sup>(1)</sup>	D6	D5	D4	D3	D2	D1	D0
0x01	CELL_CTL	R/W			VCOU	T_SEL		CELL_SEL		
		Defaults: 0			0	0	0		0	

(1) This bit must be kept = 0

VCOUT\_SEL: VCOUT MUX select. Selects the VCOUT pin function as follows.

VCOUT_SEL	VCOUT				
0 0	VSS				
0 1	VCn (n determined by CELL_SEL)				
10	VREF × 0.5				
11	VREF × 0.85				

CELL\_SEL: Cell select. Selects the VCn input for output on VCOUT when VCOUT\_SEL = '01'.

VCOUT_SEL	CELL_SEL	VCOUT
0 1	000	VC1
0 1	0 0 1	VC2

Copyright © 2011, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

VCOUT_SEL	CELL_SEL	VCOUT
0 1	010	VC3
0 1	011	VC4
0 1	100	VC5
0 1	101	VC6
0 1	110	V <sub>TEMP,INT</sub>
0 1	111	Hi-Z

#### BAL\_CTL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x02	BAL_CTL	R/W			BAL_6	BAL_5	BAL_4	BAL_3	BAL_2	BAL_1
		Defaults:	0	0	0	0	0	0	0	0

BAL\_n: Balance control for cell n. When set, turns on balancing transistor for cell n. Setting of two adjacent balance controls is not permitted. If two adjacent balance controls are set, neither cell balancing transistor will be turned on. However, the BAL\_n bits will retain their values.

#### CONFIG\_1

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x03	CONFIG_1	R/W	I_THRESH			I_COMP_POL	I_AMP_CAL		I_GAIN	
		Defaults:	0			0	0	0	0	

I\_THRESH: Current comparator threshold. Sets the threshold of the current comparator as follows:

I_THRESH	Comparator threshold
0x0	25 mV
0x1	50 mV
0x2	75 mV
0x3	100 mV
0x4	125 mV
0x5	150 mV
0x6	175 mV
0x7	200 mV
0x8	225 mV
0x9	250 mV
0xA	275 mV
0xB	300 mV
0xC	325 mV
0xD	350 mV
0xE	375 mV
0xF	400 mV

I\_COMP\_POL: Current comparator polarity select. When '0', trips on discharge current (SENSEP > SENSEN). When '1', trips on charge current (SENSEP < SENSEN).

I\_AMP\_CAL: Current amplifier calibration. When '0', current amplifier reports SENSEN with respect to VSS. When '1', current amplifier reports SENSEP with respect to VSS. This bit can be used for offset cancellation as described under OPERATIONAL OVERVIEW.



I\_GAIN: Current amplifier gain. Sets the nominal gain of the current amplifier as follows.

I_GAIN	Current amp gain
0	4
1	8

#### CONFIG\_2

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x04	CONFIG_2	R/W	CRC_EN							REF_SEL
		Defaults:	0	0	0	0	0	0	0	0

CRC\_EN: CRC enable. Enables CRC comparison on write. When '1', CRC is enabled. CRC on read is always enabled but is optional for Host.

REF\_SEL: Reference voltage selection. Sets reference voltage output on VREF pin, cell voltage amplifier gain and VIOUT output range.

REF_SEL	VREF (V)	VCOUT Gain	VIOUT Output Range (V)
0	1.5	0.3	0.25 – 1.25
1	3.0	0.6	0.5 – 2.5

#### POWER\_CTL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x05	POWER_CTL	R/W	SLEEP	SLEEP_DIS		I_COMP_EN	I_AMP_EN	VC_AMP_EN	VTB_EN	REF_EN
		Defaults:	0	0	0	0	0	0	0	0

SLEEP: Sleep control. Set to '1' to put device to sleep

SLEEP\_DIS: Sleep mode disable. When '1', disables the sleep mode.

I\_COMP\_EN: Current comparator enable. When '1', comparator is enabled. Disable to save power.

I\_AMP\_EN: Current amplifier enable. When '1', current amplifier is enabled. Disable to save power.

VC\_AMP\_EN: Cell amplifier enable. When '1', cell amplifier is enabled. Disable to save power.

VTB\_EN: Thermistor bias enable. When '1', the VTB pin is internally switched to the V3P3 voltage.

REF\_EN: Voltage reference enable. When '1', the 1.5 / 3.0 V reference is enabled. Disable to save power

#### CHIP\_ID

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x07	CHIP_ID	RO		CHIP_ID						
		Defaults:				0x	:10			

CHIP\_ID: Silicon version identifier.

# VREF\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x10	VREF_CAL	EEPROM		VREF_OFF	SET_CORR			VREF_GA	NN_CORR	

VREF\_OFFSET\_CORR: Lower 4 bits of offset correction factor for reference output. The complete offset correction factor is obtained by concatenating this value with the the two most significant bits VREF\_OC\_5 and VREF\_OC\_4, which are stored in the VREF\_CAL\_EXT register. The final value is a 6-bit signed 2's complement number in the range -32 to +31 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

Copyright © 2011, Texas Instruments Incorporated



VREF\_GAIN\_CORR: Lower 4 bits of gain correction factor for reference output. The complete gain correction factor is obtained by concatenating this value with the most significant bit VREF\_GC\_4, which is stored in the VREF\_CAL\_EXT register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC1\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x11	VC1_CAL	EEPROM		VC1_OFFS	SET_CORR			VC1_GA	IN_CORR	

VC1\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 1 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC1\_OC\_4, which is stored in the VC\_CAL\_EXT\_1 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC1\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 1 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC1\_GC\_4, which is stored in the VC\_CAL\_EXT\_1 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC2\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x12	VC2_CAL	EEPROM		VC2_OFFS	SET_CORR			VC2_GA	IN_CORR	

VC2\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 2 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC2\_OC\_4, which is stored in the VC\_CAL\_EXT\_1 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC2\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 2 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC2\_GC\_4, which is stored in the VC\_CAL\_EXT\_1 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC3\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x13	VC3_CAL	EEPROM		VC3_OFFS	SET_CORR			VC3_GA	IN_CORR	

VC3\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 3 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC3\_OC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC3\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 3 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC3\_GC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.



# www.ti.com

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x14	VC4_CAL	EEPROM		VC4_OFFS	SET_CORR			VC4_GA	IN_CORR	

VC4\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 4 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC4\_OC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC4\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 4 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC4\_GC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC5\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x15	VC5_CAL	EEPROM		VC5_OFFS	SET_CORR			VC5_GA	IN_CORR	

VC5\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 5 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC5\_OC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC5\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 5 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC5\_GC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC6\_CAL

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x16	VC6_CAL	EEPROM		VC6_OFFS	SET_CORR			VC6_GA	N_CORR	

VC6\_OFFSET\_CORR: Lower 4 bits of offset correction factor for cell 6 translation. The complete offset correction factor is obtained by concatenating this value with the most significant bit VC6\_OC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 1 mV per lsb. See description of usage in OPERATIONAL OVERVIEW.

VC6\_GAIN\_CORR: Lower 4 bits of gain correction factor for cell 6 translation. The complete gain correction factor is obtained by concatenating this value with the most significant bit VC6\_GC\_4, which is stored in the VC\_CAL\_EXT\_2 register. The final value is a 5-bit signed 2's complement number in the range -16 to +15 with a value of 0.1% per lsb. See description of usage in OPERATIONAL OVERVIEW.

#### VC\_CAL\_EXT\_1

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x17	VC_CAL_EXT_1	EEPROM	VC1_OC_4	VC1_GC_4	VC2_OC_4	VC2_GC_4				

VC1\_OC\_4: Most significant bit of offset correction factor for cell 1 translation. See VC1\_CAL register description for details.

VC1\_GC\_4: Most significant bit of gain correction factor for cell 1 translation. See VC1\_CAL register description for details.

VC2\_OC\_4: Most significant bit of offset correction factor for cell 2 translation. See VC2\_CAL register description for details.

VC2\_GC\_4: Most significant bit of gain correction factor for cell 2 translation. See VC2\_CAL register description for details.

Copyright © 2011, Texas Instruments Incorporated



### VC\_CAL\_EXT\_2

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x18	VC_CAL_EXT_2	EEPROM	VC3_OC_4	VC3_GC_4	VC4_OC_4	VC4_GC_4	VC5_OC_4	VC5_GC_4	VC6_OC_4	VC6_GC4

VC3\_OC\_4: Most significant bit of offset correction factor for cell 3 translation. See VC3\_CAL register description for details.

VC3\_GC\_4: Most significant bit of gain correction factor for cell 3 translation. See VC3\_CAL register description for details.

VC4\_OC\_4: Most significant bit of offset correction factor for cell 4 translation. See VC4\_CAL register description for details.

VC4\_GC\_4: Most significant bit of gain correction factor for cell 4 translation. See VC4\_CAL register description for details.

VC5\_OC\_4: Most significant bit of offset correction factor for cell 5 translation. See VC5\_CAL register description for details.

VC5\_GC\_4: Most significant bit of gain correction factor for cell 5 translation. See VC5\_CAL register description for details.

VC6\_OC\_4: Most significant bit of offset correction factor for cell 6 translation. See VC6\_CAL register description for details.

VC6\_GC\_4: Most significant bit of gain correction factor for cell 6 translation. See VC6\_CAL register description for details.

#### VREF\_CAL\_EXT

Address	Name	Туре	D7	D6	D5	D4	D3	D2	D1	D0
0x1B	VREF_CAL_EXT	EEPROM					1	VREF_OC_5	VCREF_OC_4	VREF_GC4

VREF\_OC\_5: Most significant bit of offset correction factor for reference output. See VREF\_CAL register description for details.

VREF\_OC\_4: Next most significant bit of offset correction factor for reference output. See VREF\_CAL register description for details.

VREF\_GC\_4: Most significant bit of gain correction factor for reference output. See VREF\_CAL register description for details.



SLUSAM9B-JULY 2011-REVISED DECEMBER 2011

CI	nanges from Original (July 2011) to Revision A	Page
•	Changed literature number to Rev A for ProductMix release	3

Submit Documentation Feedback

Page

### Changes from Revision A (July 2011) to Revision B

•	Added 24-pin QFN (RGE) Package to Production Data	2
•	Added 24-pin QFN (RGE) Package to Production Data	3



#### PACKAGE OPTION ADDENDUM

www.ti.com

6-Jan-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
BQ76925PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ76925PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ76925RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	
BQ76925RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1


# PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

www.ti.com


# TAPE AND REEL INFORMATION

### REEL DIMENSIONS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ76925PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
BQ76925RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ76925RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ76925PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
BQ76925RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ76925RGET	VQFN	RGE	24	250	210.0	185.0	35.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




Ŗ. This drawing is subject to change without notice.  $\triangle$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- Β. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



# RGE (S-PVQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated