



# LOW VOLTAGE TONE CONTROL DIGITALLY CONTROLLED AUDIO PROCESSOR

#### 1 FEATURES

- 1 STEREO INPUT
- 1 STEREO OUTPUT
- TREBLE BOOST
- BASS CONTROL
- BASS AUTOMATIC LEVEL CONTROL
- VOLUME CONTROL IN 1dB STEPS
- MUTE
- STAND-BY FUNCTION SOFTWARE CONTROLLED
- ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS

#### 2 DESCRIPTION

The TDA7463 is a volume tone (bass and treble) processor for quality audio applications in Low voltage supply portable systems.

Bass ALC (Automatic Level Control) function can be adjusted by a dedicated pin. The control of all

Figure 1. Package



**Table 1. Order Codes** 


Part Number	Package
TDA7463D	SO16
TDA7463D013TR	Tape & Peei

the functions is accomplished by se ial bus.

The AC signal setting is Scained by resistor networks and switches commined with operational amplifiers. Thanks of the used BIPOLAR/CMOS Technology.

Low Distortion, Low Noise and DC stepping are obtained.

Figure 2. Block Diagram




REV. 5 1/12

April 2010

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	5	V
T <sub>amb</sub>	Operating Ambient Temperature	0 to 70	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to 150	°C

Figure 3. Pin Connection



**Table 3. Thermal Data** 

Symbol	Parameter	Value	Unit
R <sub>th j-pin</sub>	Thermal Resistance Junction-pins	85	°C/W

**Table 4. Quick Reference Data** 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply voltage		1.8	2.4	3	V
V <sub>CL</sub>	Max. input signal handling		0.2			Vrms
THD	Total Harmonic Distortion	V = 0.1Vrms ; f = 1KHz			0.1	%
S/N	Signal to Noise Ratio	V <sub>out</sub> = 0.1Vrms (mode = OFF		80		dB
Sc	Channel Separation	f = 1KHz		80		dB
0	Volume control	(1dB step)	-63		0	dB
		-10dB damping	-10		0	dB
		-14dB	0		14	dB
		Treble Control	0		8	dB
		Bass Control	0		14	dB
		mute attenuation		100	8	dB

Table 5. Electrical Characteristcs (refer to the test circuit  $T_{amb}$  = 25°C,  $V_S$  =2.4V,  $R_L$ = 10K $\Omega$ ,  $R_G$  = 600 $\Omega$ , all controls flat, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY				!	Į.	
Vs	Supply Voltage		1.8	2.4	3	V
Is	Supply Current			4		mA
IST-BY	Stand-By Current			50		μΑ
SVR	Ripple Rejection			70		dB
INPUT STA	GE					
R <sub>IN</sub>	Input Resistance		35	50	65	ΚΩ
V <sub>CL</sub>	Clipping Level	THD = 0.3%	0.2			Vrms
VOLUME C	ONTROL			<u>I</u>	<u> </u>	
C <sub>RANGE</sub>	Control Range			63		dB
AV MIN	Min Attenuation		-1	0	1	dB
AVMAX	Max. Attenuation		62	63	64	dB
ASTEP	Step Resolution			1		dB
Amute	Mute Attenuation		80	100	10	dB
A-10dB	-10dB damping			10		dB
G14dB	14dB gain			14		dB
BASS CON	TROL (1)	X	0	I	I	
Gb	Control Range	Max. Boost/on		14		dB
$R_B$	Internal Feedback Resistance		33.75	45	56.25	ΚΩ
TREBLE C	ONTROL (1)	100			I.	l
Gt	Control Range	Max. Boost on		8		dB
AUDIO OU	TPUTS				I.	I
VCLIP	Clipping Level	d = 0.3%	0.2			VRMS
$R_L$	Output Load Resistance		10			ΚΩ
$V_{DC}$	DC Voltage Level			0.8		V
GENERAL	1.10	•		I.	I	
ENO	Output Noise	Outout Muted		5		μV
	- 400	All gains = 0dB; BW = 20Hz to 20KHz flat		8		μV
Et	Total Tracking Error	DV = LOTIL to LOTATIL flat		0	1	dB
S/N	Signal to Noise Ratio	All gains 0dB; $V_O = 0.1V_{BMS}$ ;		80		dB
SC	Channel Separation Left/Right	All gaills odb, VO = 0.1 V <sub>RMS</sub> ,		80		dB
d	Distortion	$A_V = 0; V_I = 0.1 V_{RMS};$		80	0.1	ив %
BUS INPUT		7V - 0, VI - 0.1 V RMS,			0.1	/0
VIL	Input Low Voltage				0.5	V
	Input Low Voltage  Input High Voltage		1.9		0.5	V
V <sub>IH</sub>		\\ = 0.4\\			E	•
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0.4V	-5		5	μΑ
Vo	Output Voltage SDA Acknowledge	I <sub>O</sub> = 1.6mA			0.4	V

Note: 1. BASS and TREBLE response: The center frequency and the response quality can be chosen by the external circuitry.



## 3 DATA BYTES

Address = (HEX) 10001000

#### **Table 6. FUNCTION SELECTION:**

The first byte (subaddress)58

MSB							LSB	SUBADDRESS
D7	D6	D5	D4	D3	D2	D1	D0	SOBABBILESS
	Х	Х	В	0	0	0	0	STAND-BY & TREBLE & OTHERS
	Х	Х	В	0	0	0	1	BASS
	Х	Х	В	0	0	1	0	VOLUME

B = 1 incremental bus; active

#### Table 7. STAND\_BY & TREBLE & OTHERS

MSB							LSB	AU
D7	D6	D5	D4	D3	D2	D1	D0	- 100
			-			<del> </del>		STAND-BY
							1	ALL CIRCUITS STOP
								TREBLE
						1		STAND-BY (Treble block stops)
					1	0	5	BOOST OFF
					0	0		BOOST ON
				1	0	0		High Boost (+8dB)
				0	0	0		Low Boost (+4dB)
			*	5		•		MUTE
			1					Input Mute ON
		91	0					Input Mute OFF
	5	1						Output Mute ON
		0						Output Mute OFF
40.								BASS
	1							Release Current Circuit ON
	0							Release Current Circuit OFF
								INPUT Select
1		_	_	_				INPUT 1
0								INPUT 2

B = 0 no incremental bus;

X = indifferent 0,1

Table 8. BASS

MSB							LSB	BASS
D7	D6	D5	D4	D3	D2	D1	D0	
							1	STAND-BY (Bass block stops)
						1		BASS (boost OFF)
						0		BASS (boost ON)
					1	0		High boost (Ex. + 14dB)
					0	0		Low boost (Ex. + 6dB)
				1				ALC mode OFF (ALC block stops)
				0				ALC mode ON
		0	0					Attack time resistor (12.5KΩ) Release current (0.4μA)
		0	1					Attack time resistor (25KΩ) Release current (0.2μA)
		1	0					Attack time resistor (50KΩ) Release current (0.1μA)
		1	1					Attack time resistor (100KΩ) Release current (0.05μA)
0	0							Threshold1 (0.2Vrms)
0	1							Threshold2 (0.14Vrms)
1	0							Threshold3 (0.1Vrms)
1	1							Threshold4 (0.07Vrms)

## Table 9. VOLUME

MSB							LSB	VOLUME
D7	D6	D5	D4	D3	D2	D1	D0	1 dB STEPS
					0	0	0	0
					0	0	1	-1
					0	1/	0	-2
				/	0	1	1	-3
					1	0	0	-4
					1	0	1	-5
					1	1	0	-6
		4			1	1	1	-7
								8 dB STEPS
		0	0	0				0
		0	0	1				-8
		0	1	0				-16
		0	1	1				-24
3. C		1	0	0				-32
		1	0	1				-40
		1	1	0				-48
		1	1	1				-56
								OUTPUT GAIN
	1							0dB
	0							+14dB
								OUTPUT ATTENUATION
1								0dB
0								-10dB

VOLUME : 0 ~ -63dB



# 3.1 ALC IN general:

Table 10. VOLUME setting with ALC

0	Target Volume [dB]	Volume [dB]	Output Gain 0/+14dB0/-10dB [dB]	Output Attenuation 0/-10dB [dB]
-2	0	-14	+14	0
-3	-1	-15		
-4 -18 -5 -19 -6 -20 -7 -21 -8 -22 -9 -23 -10 -24 -11 -25 -12 -26 -13 -27 -14 -14 -14 -15 -15 -15 -16 -16 -17 -17 -18 -18 -19 -19 -20 -20 -21 -21 -22 -22 -23 -23 -24 -14 -25 -15 -26 -16 -27 -17 -: : : -70 -60 -71 -61 -72 -62	-2	-16		
-5 -19 -6 -20 -7 -21 -8 -22 -9 -23 -10 -24 -11 -25 -12 -26 -13 -27 -14 -14 -14 -15 -15 -16 -16 -17 -17 -18 -18 -19 -19 -20 -20 -21 -21 -22 -22 -23 -23 -24 -14 -25 -15 -26 -16 -27 -17 : : : : : -70 -60 -71 -61 -72 -62	-3	-17		
-6 -20 -7 -21 -8 -22 -9 -23 -10 -24 -11 -25 -12 -26 -13 -27 -14 -14 -14 -15 -15 -16 -16 -17 -17 -18 -18 -19 -19 -20 -20 -21 -21 -22 -22 -23 -23 -24 -14 -25 -15 -26 -16 -27 -17 : : : : : : : : -70 -60 -71 -61 -72 -62	-4	-18		
-7	-5	-19		
-8	-6	-20		
-13	-7	-21		
-13	-8	-22		C
-13	-9	-23		41/0
-13	-10	-24		20,0
-13	-11	-25		210
-14	-12	-26		
-15	-13	-27	*	6,
-16	-14	-14	0	0
-17	-15	-15		
-18	-16	-16	105	
-19	-17	-17	Oh	
-19	-18	-18		
-21 -21 -21 -22 -22 -22 -23 -23 -24 -14 0 -10 -10 -25 -15 -26 -16 -27 -17 : : : : : : : : : : : : : : : : : : :	-19	-19		
-22 -23 -23 -23 -24 -14 0 -10 -10 -25 -15 -26 -16 -27 -17 : : : : : : : : : : : -70 -60 -71 -61 -72 -62	-20	-20		
-23 -23 -23 -24 -14 0 -10 -10 -25 -15 -26 -16 -27 -17 : : : : : : : : -70 -60 -71 -61 -72 -62	-21	-21		
-24 -14 -0 -10 -10 -10 -25 -15 -26 -16 -27 -17 : : : : : : : : : : : : : : : : : : :	-22	-22		
-25 -15 -26 -16 -27 -17 : : : -70 -60 -71 -61 -72 -62	-23	-23		
-26	-24	-14	0	-10
-27 -17 : : : : : : -70 -60 -71 -61 -72 -62	-25	-15		
: : : : : : : : : : : : : : : : : : :	-26	-16		
: : -70 -60 -71 -61 -72 -62	-27	-17		
-70 -60 -71 -61 -72 -62	:	:		
-71 -61 -72 -62	:	:		
-72 -62	-70	-60	1	
	-71	-61	1	
-73 -63	-72	-62		
1	-73	-63		

Figure 4. PIN: IN-L, IN-R




Figure 7. OUT-L, OUT-R




Figure 5. PIN: TREBLE-L, TREBLE-R




Figure 8. SCL, SDA




Figure 6. PIN: BASSI-L, BASSI-R




Figure 9. BASSO-L, BASSO-R




Figure 10. PIN: ALC




Figure 11. PIN CREF




Figure 12. BASS ALC: Threshold curve




Figure 13. BASS ALC: THD




Figure 14. board and Components Layout of the Application & Test Circuit.





Figure 15. SO16 Wide Mechanical Data & Package Dimensions


DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
В	0.33		0.51	0.013		0.200
С	0.23		0.32	0.009		0.013
D (1)	10.10		10.50	0.398		0.413
Е	7.40		7.60	0.291		0.299
е		1.27			0.050	
Н	10.0		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.40		1.27	0.016		0.050
k		0	° (min.),	8° (max	.)	
ddd			0.10			0.004

<sup>(1) &</sup>quot;D" dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed 0.15mm per side.

# OUTLINE AND MECHANICAL DATA



SO16 (Wide)



**Table 11. Revision History** 

Date	Revision	Description of Changes
May 2002	3	Third issue
June 2004	4	Changed the Style-sheet in compliance to the new "Corporate Technical Pubblications Design Guide"
26-Apr-2010	5	Major revision to update RPN on cover page for revalidation process

osolete Product(s). Obsolete Product(s)



#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

