

L6728A


High frequency single phase PWM controller with Power Good

Features

- Flexible power supply from 5 V to 12 V
- Power conversion input as low as 1.5 V
- 0.8 V internal reference
- 0.8 % output voltage accuracy
- High-current integrated drivers
- Power Good output
- Sensorless and programmable OCP across low-side R_{DS(on)}
- OV / UV protections
- VSEN disconnection protection
- Oscillator internally fixed at 600 kHz
- LS-LESS to manage pre-bias start-up
- Adjustable output voltage
- Disable function
- Internal soft-start
- VFDFPN 10 package

Applications

- Memory and termination ຄຍາວໃຫຼ
- Sucsystem power stoply (MCH, IOCH, PCI)
- CPU and DSP power supply
- Distributed power supply
- General DC / DC converters



Description

L6728A is a single-phase ster, down controller with integrated high-current drivers that provides complete control logic and protection to realize in a simple way general DC-DC converters by using a compact VFE F2N 10 package.

Device flex billity allows managing conversions with power input V_{IN} as low as 1.5 V and device supply voltage ranging from 5 V to 12 V.

L6728A provides simple control loop with voltage mode EA. The integrated 0.8 V reference allows regulating output voltages with ±0.8 % accuracy over line and temperature variations. Oscillator is internally fixed to 600 kHz.

L6728A provides programmable dual level over current protection as well as over and under voltage protection. Current information is monitored across the low-side MOSFET $R_{DS(on)}$ saving the use of expensive and space-consuming sense resistors.

PGOOD output easily provides real-time information on output voltage status, through VSEN dedicated output monitor.

Table 1.Device summary

Order codes	Package	Packing
L6728A	VFDFPN 10	Tube
L6728ATR	VFDFPN 10	Tape and reel

October 2008

Contents

1	Туріс	al application circuit and block diagram
	1.1	Application circuit 4
	1.2	Block diagram
2	Pins	description and connection diagrams5
	2.1	Pin descriptions
	2.2	Thermal data
3	Elect	rical specifications7
	3.1	Absolute maximum ratings 7
	3.2	Electrical characteristics
4	Devic	e description
5	Drive	r section
	5.1	Power dissipation
6	Soft-	start 11
	6.1	Low-sido-lee's start up (LSLess) 11
7	Over	curvent protection
	7.	Over-current threshold setting 12
	3	du
850.	Outp	ut voltage setting and protections
9	Appli	cation details
	9.1	Compensation network 14
7050	9.2	Layout guidelines
10	Appli	cation information
	10.1	Inductor design
	10.2	Output capacitor(s) 19
	10.3	Input capacitors



11	20 A	demonstration board	0
	11.1	Demonstration board description 23	3
		11.1.1 Power input (VIN)	3
		11.1.2 Output (VOUT)	3
		11.1.3 Signal input (VCC) 23	3
		11.1.4 Test points	3
	11.2	Demonstration board characterization 24	4
12	5A d	emonstration board	5
	12.1	Demonstration board description	8
		12.1.1 Power input (VIN)	8
		12.1.2 Output (VOUT)	8
		12.1.3 Signal input (VCC)	8
		12.1.4 Test points	8
	12.2	Demonstration board characterization 29	9
13	Mech	nanical data and package dimensions	0
14	Revis	sion history	1
	e le	product(s) obsole	
010501 010501	ete	Prou	



1 Typical application circuit and block diagram

1.1 Application circuit





Figure 1. Typical application circuit

1.2 Block diagram



Pins description and connection diagrams 2

Figure 3. Pins connection (top view)

BOOT	31	•10[PGOOD
PHASE	12	9[VSEN
		L6728A	FB
LGATE / OC	34	7	COMP / DIS
GND	<u>]</u> 5	L' 6[]	VCC
	L		J

Pin descriptions 2.1

	Pin de Table 2.	Scription Pin desc	CL
	Pin #	Name	Function
	1	BOOT	HS driver supply. Connect through a capacitor (100 m ⁻²) to the floating node (LS-Drain) pin and provide necessary bootstrag diade from V _{CC} .
	2	PHASE	HS driver return path, current-leading and adaptive-dead-time monitor. Connect to the LS drain to sense $R_{DS(on)}$ drop to measure the output current. This plus is also used by the adaptive-dead-time control circuitry to monitor when HS inOSFET is OFF.
	3	UGATE	HS driver putput. Connect directly to HS MOSFET gate.
10	4	-CATE/OC	LGATE. LS driver output. Connect directly to LS MOSFET gate. <i>CC</i> over-current threshold set. During a short period of time following V _{CC} rising over UVLO threshold, a 10 μ A current is sourced from this pin. Connect to GND with an R _{OCSET} resistor greater than 5 k Ω to program OC Threshold. The resulting voltage at this pin is sampled and held internally as the OC set point. Maximum programmable OC threshold is 0.55 V. A voltage greater than 0.6 V activates an internal clamp and causes OC threshold to be set at the maximum value.
absolu	5	GND	All internal references, logic and drivers are connected to this pin. Connect to the PCB ground plane.
04	6	VCC	Device and Drivers power supply. Operative range from 5 V to 12 V. Filter with at least 1 μF MLCC to GND.
06501	7	COMP / DIS	<i>COMP.</i> Error amplifier output. Connect with an $R_F - C_F // C_P$ to FB to compensate the device control loop. <i>DIS.</i> The device can be disabled by pushing this pin lower than 0.75 V (typ). Setting free the pin, the device enables again.
	8	FB	Error amplifier inverting input. Connect with a resistor R_{FB} to the output regulated voltage. Output resistor divider may be used to regulate voltages higher than the reference.

Table 2. **Pin description**



×19

	1 111 4000			
Pin # Name Function				
9	VSEN	Regulated voltage sense pin for OVP and UVP protections and PGOOD. Connect to the output regulated voltage, or to the output resistor divider if the regulated voltage is higher than the reference.		
10	PGOOD	Open drain output set free after SS has finished and pulled low when VSEN is outside the relative window. Pull up to a voltage equal or lower than V_{CC} . If not used it can be left floating.		

Table 2. Pin description (continued)

2.2 Thermal data

Symbol	Thermal data		
Symbol	Parameter	'aiue	Unit
R _{TH(JA)}	Thermal resistance junction to ambient (Device soldered on 2s2p, 67 mm x 69 mm board)	45	°C/W
R _{TH(JC)}	Thermal resistance junction to case	5	°C/W
T _{MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature range	-40 to 150	°C
TJ	Junction temperature rang	-40 to 125	°C
P _{TOT}	Maximum power dissipation at T _A = 25 °C	2.25	W
psolete Propsolete Pro			



Electrical specifications 3

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	to GND	-0.3 to 15	V
V _{BOOT,} V _{UGATE}	to PHASE to GND to GND; t < 200 ns	15 33 45	v
V _{PHASE}	to GND to GND; t < 200 ns	-5 to 18 -8 to 3′r	v
V _{LGATE}	to GND	-0.3 ic V _{CC} +0.3	V
	FB, COMP, VSEN to GND	-J.3 to 3.6	v
	PGOOD to GND	-0.3 to V _{CC} +0.3	v
Electrical	characteristics	produle	

Electrical characteristics 3.2

Table 5. **Electrical characteristics**

(V_{CC} = 5 V to 12 V; T_J = 0 °C to 70 °C maless otherwise specified)

Parameter	Test conditions	Min.	Тур.	Max.	Unit			
ent and power-on	. 05	-		<u>.</u>				
V _{CC} supply currer.t	UGATE and LGATE = OPEN		6		mA			
BOOT supply or rrent	UGATE = OPEN; PHASE to GND		0.7		mA			
V _{CC} tu∴i-ON	V _{CC} rising			4.1	V			
H ₂ steresis			0.2		V			
000								
Main oscillator accuracy		540	600	660	kHz			
PWM ramp amplitude			1.4		V			
Maximum duty cycle		67			%			
and error amplifier								
Output voltage accuracy		-0.8	-	0.8	%			
DC gain ⁽¹⁾			120		dB			
Gain-bandwidth product (1)			15		MHz			
Slew-rate (1)			8		V/µs			
Disable threshold	COMP falling	0.70		0.85	V			
	Parameter Parameter Tent and power-on V _{CC} supply curret.* BOOT supply curret.* BOOT supply curret.* BOOT supply curret.* V _{CC} tu.*(1-ON 'H_staresis Main oscillator accuracy PWM ramp amplitude Maximum duty cycle and error amplifier Output voltage accuracy DC gain ⁽¹⁾ Gain-bandwidth product ⁽¹⁾ Slew-rate ⁽¹⁾	Parameter Test conditions rent and power-on UGATE and LGATE = OPEN V_{CC} supply current UGATE and LGATE = OPEN BOOT supply current UGATE = OPEN; PHASE to GND V_{CC} tu: i-ON V_{CC} rising in, storesis in oscillator accuracy PWM ramp amplitude Maximum duty cycle and error amplifier Output voltage accuracy DC gain ⁽¹⁾ Gain-bandwidth product ⁽¹⁾ Slew-rate ⁽¹⁾ Image: Comparison of the product ⁽¹⁾	Parameter Test conditions Min. rent and power-on UGATE and LGATE = OPEN Description V_{CC} supply curret.* UGATE and LGATE = OPEN UGATE = OPEN; PHASE to GND V_{CC} tu: (1-ON V_{CC} rising 0 T_{T} , st presis 0 0 Main oscillator accuracy 540 PWM ramp amplitude 67 and error amplifier 0 Output voltage accuracy -0.8 DC gain (1) 0 Slew-rate (1) 0	ParameterTest conditionsMin.Typ.rent and power-on V_{CC} supply currer.*UGATE and LGATE = OPEN6BOOT supply currer.*UGATE = OPEN; PHASE to GND0.7 V_{CC} tu::n-ON V_{CC} rising0.7 V_{CC} tu::n-ON V_{CC} rising0.2Main oscillator accuracy540600PWM ramp amplitude1.4Maximum duty cycle67Output voltage accuracy-0.8DC gain ⁽¹⁾ 120Gain-bandwidth product ⁽¹⁾ 15Slew-rate ⁽¹⁾ 8	ParameterTest conditionsMin.Typ.Max.rent and power-onV _{CC} supply currer:*UGATE and LGATE = OPEN6BOOT supply currer:UGATE and LGATE = OPEN; PHASE to GND0.7 V_{CC} tu: i-ONV _{CC} rising4.1H, staresis0.2Main oscillator accuracy540600PWM ramp amplitude1.4Maximum duty cycle67Output voltage accuracy-0.8-DC gain ⁽¹⁾ 120Gain-bandwidth product ⁽¹⁾ 15Slew-rate ⁽¹⁾ 8			



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Un
Gate drivers	5		ļ	ļ	<u> </u>	
IUGATE	HS source current	BOOT - PHASE = 5 V		1.5		A
R _{UGATE}	HS sink resistance	S sink resistance BOOT - PHASE = 5 V		1.1		Ω
I _{LGATE}	LS source current	V _{CC} = 5 V		1.5		A
R _{LGATE}	LS sink resistance	V _{CC} = 5 V		0.65		Ω
Over-curren	nt protection					
I _{OCSET}	OCSET current source	Sourced from LGATE pin, during OC setting phase	9	10	1	5,4
V _{OC_SW}	OC switch-over threshold	V _{LGATE/OC} rising		600		۳۱
Over and ur	nder-voltage protections			70.		
		VSEN rising	7 7 .90	1.00	1.10	Бv
OVP	OVP threshold	unlatch, VSEN Falling	0.35	0.40	0.45	V
UVP	UVP threshold	VSEN falling	0.50	0.60	0.70	V
VSEN	VSEN bias current	Sourced from VSEN	0	100		n/
PGOOD		00000	× ·			
	Upper threshold	VSEN rising	0.860	0.890	0.920	V
PGOOD	Lower threshold	VSEN falling	0.680	0.710	0.740	V
V _{PGOODL}	PGOOD voltage low	I _{PGOOD} = -4 mA			0.4	V
	PGOOD voltage low d by design, not subject to test.	(5)				

Table 5. **Electrical characteristics (continued)**

 $(V_{CC} = 5 V \text{ to } 12 V; T_1 = 0 \circ C \text{ to } 70 \circ C \text{ unless otherwise specified})$



Device description 4

L6728A is a single-phase PWM controller with embedded high-current drivers that provides complete control logic and protections to realize in an easy and simple way a general DC-DC step-down converter. Designed to drive N-channel MOSFETs in a synchronous buck topology, with its high level of integration this 10-pin device allows reducing cost and size of the power supply solution also providing real-time PGOOD in a compact VFQFPN10 3x3 mm.

L6728A is designed to operate from a 5 V or 12 V supply. The output voltage can be precisely regulated to as low as 0.8 V with ±1 % accuracy over line and temperature variations. The switching frequency is internally set to 600 kHz.

This device provides a simple control loop with a voltage-mode error-amplifier. The erroramplifier features a 15 MHz gain-bandwidth product and 8 V/µs slew rate, allowing high regulator bandwidth for fast transient response.

To avoid load damages, L6728A provides over-current protection as well as overvoltage, under voltage and feedback disconnection protection. The over cliner, trip threshold is programmable by a simple resistor connected from Lgate to CND. Output current is monitored across low-side MOSFET RDS(on), saving the use of expensive and spaceconsuming sense resistor. Output voltage is monitored through dedicated VSEN pin.

L6728A implements soft-start increasing the internal reference in closed loop regulation. a compact VFDFN1. low-side-less feature allows the device to perior n soft-start over pre-biased output avoiding high current return through the outpu' incurtor and dangerous negative spike at the load

L6728A is available in a compact VFDFN10 3 x 3 mm package with exposed pad.



5 **Driver section**

The integrated high-current drivers allow using different types of power MOSFET (also multiple MOSFETs to reduce the equivalent R_{DS(on}), maintaining fast switching transition.

The driver for the high-side MOSFET uses BOOT pin for supply and PHASE pin for return. The driver for low-side MOSFET uses the V_{CC} pin for supply and GND pin for return.

The controller embodies an anti-shoot-through and adaptive dead-time control to minimize low side body diode conduction time, maintaining good efficiency while saving the use of Schottky diode:

to check high-side MOSFET turn off, PHASE pin is sensed. When the voltage at PHASE pin drops down, the low-side MOSFET gate drive is suddenly applied;

to check low-side MOSFET turn off, LGATE pin is sensed. When the voltage at CATE has fallen, the high-side MOSFET gate drive is suddenly applied.

If the current flowing in the inductor is negative, voltage on PHASE pin will never drop. To allow the low-side MOSFET to turn-on even in this case, a watchdog controller is enabled: if the source of the high-side MOSFET doesn't drop, the low sido MOSFET is switched on so allowing the negative current of the inductor to recirculate. This mechanism allows the system to regulate even if the current is negative.

Power conversion input is flexible: 5 V, 12 V bus or any bus that allows the conversion (See maximum duty cycle limitations) can be chosen freely.

5.1 **Power dissipation**

L6728A embeds high cu. rent MOSFET drivers for both high side and low side MOSFETs: it is then important to consider the power that the device is going to dissipate in driving them in order to avoid ever-oming the maximum junction operative temperature.

Two main terms contribute in the device power dissipation: bias power and drivers' power.

Device bias power (P_{DC}) depends on the static consumption of the device through the supply pins and it is simply quantifiable as follow (assuming to supply HS and LS drivers with the same V_{CC} of the device):

$$\mathsf{P}_{\mathsf{DC}} = \mathsf{V}_{\mathsf{CC}} \cdot (\mathsf{I}_{\mathsf{CC}} + \mathsf{I}_{\mathsf{BOOT}})$$

Drivers power is the power needed by the driver to continuously switch on and off the external MOSFETs; it is a function of the switching frequency and total gate charge of the selected MOSFETs. It can be quantified considering that the total power P_{SW} dissipated to switch the MOSFETs (easy calculable) is dissipated by three main factors: external gate resistance (when present), intrinsic MOSFET resistance and intrinsic driver resistance. This last term is the important one to be determined to calculate the device power dissipation. The total power dissipated to switch the MOSFETs results:

$$\mathsf{P}_{\mathsf{SW}} = \mathsf{F}_{\mathsf{SW}} \cdot (\mathsf{Q}_{\mathsf{gHS}} \cdot \mathsf{V}_{\mathsf{BOOT}} + \mathsf{Q}_{\mathsf{gLS}} \cdot \mathsf{V}_{\mathsf{CC}})$$

External gate resistors helps the device to dissipate the switching power since the same power P_{SW} will be shared between the internal driver impedance and the external resistor resulting in a general cooling of the device.



6 Soft-start

L6728A implements a soft-start to smoothly charge the output filter avoiding high in-rush currents to be required from the input power supply. The device gradually increases the internal reference from 0 V to 0.8 V in 4.5 msec (typ.), in closed loop regulation, linearly charging the output capacitors to the final regulation voltage. A pre-charged output voltage will affect the soft-start duration, resulting in a reduction of this period of time (< 4 msec).

During the soft-start process all the protections but the UVP are active: the UVP becomes active as soon as the soft-start ends up.

The device begins soft-start phase only when V_{CC} power supply is above UVLO threshold and over-current threshold setting phase has been completed.

6.1 Low-side-less start up (LSLess)

In order to avoid any kind of negative undershoot and dangerous return from the load during start-up, L6728A performs a special sequence in enabling LS driver to switch: during the soft-start phase, the LS driver results disabled (LS = OFF) until the HS starts to switch. This avoid the dangerous negative spike on the output voltage and can happen if starting over a pre-biased output.

If the output voltage is pre-biased to a voltage higher than the final one, the HS would never start to switch. In this case, at the end of con-ctart time, LS is enabled and discharge the output to the final regulation value.

This particular feature of the device masks the LS turn-on only from the control loop point of view: protections by-pass this turning ON the LS MOSFET in case of need.




Figure 4. LSLess startup (left) vs. non-LSLess startup (right)

7 Over-current protection

The over-current function protects the converter from a shorted output or overload, by sensing the output current information across the low side MOSFET drain-source on-resistance, $R_{DS(on)}$. This method reduces cost and enhances converter efficiency by avoiding the use of expensive and space-consuming sense resistors.

The low side $R_{DS(on)}$ current sense is implemented by comparing the voltage at the PHASE node when LS MOSFET is turned on with the programmed OCP thresholds voltages, internally held. If the monitored voltage is bigger than these thresholds, an over-current event is detected.

For maximum safety and load protection, L6728A implements a dual level over-current protection system:

- 1st level threshold: it is the user externally set threshold. If the monitorcal roltage on PHASE exceeds this threshold, a 1st level over-current is detected. If four 1st level OC events are detected in four consecutive switching cycles, over-cur er ^t protection will be triggered.
- 2nd level threshold: it is an internal threshold whose value is equal to 1st level threshold multiplied by a factor 1.5. If the monitored voltage on PHASE exceeds this threshold, over-current protection will be triggered immediately.

When over-current protection is triggered, the device turns off both LS and HS MOSFETs in a latched condition.

To recover from over-current protectic n tr gyered condition, V_{CC} power supply must be cycled.

7.1 Over-current threshold setting

L6728A allows to easily program a 1st level over-current threshold ranging from 50 mV to 550 mV, simply by adding a resistor (R_{OCSET}) between LGATE and GND. 2nd level threshold will be outomatically set accordingly.

During a short period of time (about 5 ms) following V_{CC} rising over UVLO threshold, an mernal 10 μ A current (I_{OCSET}) is sourced from LGATE pin, determining a voltage drop across R_{OCSET}. This voltage drop will be sampled and internally held by the device as 1st level over-current threshold. The OC setting procedure overall time length is about 5 ms.

Connecting a R_{OCSET} resistor between LGATE and GND, the programmed 1st level threshold will be:

$$I_{\text{OCth1}} = \frac{I_{\text{OCSET}} \cdot R_{\text{OCSET}}}{R_{\text{dsON}}}$$

the programmed 2nd level threshold will be:

$$I_{OCth2} = 1.5 \cdot \frac{I_{OCSET} \cdot R_{OCSET}}{R_{dsON}}$$

In case R_{OCSET} is not connected, the device sets the OCP thresholds to the maximum values: an internal safety clamp on LGATE is triggered as soon as LGATE voltage reaches 600 mV, setting the maximum threshold and suddenly ending OC setting phase.



JU00

Output voltage setting and protections 8

L6728A is capable to precisely regulate an output voltage as low as 0.8 V. In fact, the device comes with a fixed 0.8 V internal reference that guarantee the output regulated voltage to be within ±1% tolerance over line and temperature variations (excluding output resistor divider tolerance, when present).

Output voltage higher than 0.8 V can be easily achieved by adding a resistor R_{OS} between FB pin and ground. Referring to Figure 1, the steady state DC output voltage will be:

$$V_{OUT} = V_{REF} \cdot \left(1 + \frac{R_{FB}}{R_{OS}}\right)$$

where V_{BFF} is 0.8 V.

L6728A monitors the voltage at VSEN pin and compares it to internal reference voltage in order to provide under voltage and overvoltage protections ar, wei' as PGOOD signal. According to the level of VSEN, different actions are performed from the controller:

PGOOD •

> If the voltage monitored through VSEN exits from the PGOOD window limits, the device de-asserts the PGOOD signal still continuing switching and regulating. PGOOD is asserted at the end of the soft-start phase.

Under voltage protection

> If the voltage at VSEN pin drops below UV threshold, the device turns off both HS and LS MOSFETs, latching the condition. Cycle V_{CC} to recover.

Overvoltage protection: .

> If the voltage at VCEN pin rises over OV threshold (1 V typ), overvoltage protection turns off HS NOSFET and turns on LS MOSFET. The LS MOSFET will be turned off as soon is VBEN goes below V_{BEE}/2 (0.4 V). The condition is latched, cycle V_{CC} to recover. Notice that, even if the device is latched, the device still controls the LS MCSFET and can switch it on whenever VSEN rises above 0.4V.

Feedback disconnection protection

Obsulete In order to provide load protection even if VSEN pin is not connected, a 100 nA bias current is always sourced from this pin. If VSEN pin is not connected, this current will permanently pull it up causing the device to detect an OV: thus LS will be latched on preventing output voltage from rising out of control.




9 Application details

9.1 Compensation network

The control loop showed in *Figure 5* is a voltage mode control loop. The output voltage is regulated to the internal reference (when present, offset resistor between FB node and GND can be neglected in control loop calculation).

Error amplifier output is compared to oscillator saw-tooth waveform to provide PWM signal to the driver section. PWM signal is then transferred to the switching node with V_{IN} amplitude. This waveform is filtered by the output filter.

The converter transfer function is the small signal transfer function between the output of the EA and V_{OUT}. This function has a double pole at frequency F_{LC} depending on the L· \odot output filter and a zero at F_{ESR} depending on the output capacitor ESR. The DC gain of the modulator is simply the input voltage V_{IN} divided by the peak-to-peak oscillator voltage ΔV_{OSC} .



The compensation network closes the loop joining V_{OUT} and EA output with transfer function ideally equal to $-Z_F/Z_{FB}$.

Compensation goal is to close the control loop assuring high DC regulation accuracy, good dynamic performances and stability. To achieve this, the overall loop needs high DC gain, high bandwidth and good phase margin.

High DC gain is achieved giving an integrator shape to compensation network transfer function. Loop bandwidth (F_{0dB}) can be fixed choosing the right R_F/R_{FB} ratio, however, for stability, it should not exceed $F_{SW}/2\pi$. To achieve a good phase margin, the control loop gain has to cross 0 dB axis with -20 dB/decade slope.

As an example, *Figure 6* shows an asymptotic bode plot of a type III compensation.



Gain [dB] open loop EA gain F_{P1} $\mathbf{F}_{z1} \mathbf{F}_{z2}$ F_{P2} closed loop gain gain 20log (R_F/R_{FB}) open loop converter gain 20log (VIN/AVOS solete production 0dB \mathbf{F}_{LC} FESR

Figure 6. Example of type III compensation

- Open loop converter singularities:
 - a) $F_{LC} = \frac{1}{2\pi \sqrt{L \cdot C_{OUT}}}$

b)
$$F_{ESR} = \frac{1}{2\pi \cdot C_{OUT} \cdot ESR}$$

Compensation network singularities frequencies:

a)
$$F_{Z1} = \frac{1}{2\pi \cdot \overline{F_F} \cdot \overline{C_F}}$$

b) $F_{Z2} = \frac{1}{2\pi \cdot (\overline{R_{FB}} + \overline{R_S}) \cdot \overline{C_S}}$
c) $F_{P1} = \frac{1}{2\pi \cdot \overline{R_F} \cdot (\frac{\overline{C_F} \cdot \overline{C_P}}{\overline{C_F} + \overline{C_P}})}$
d) $F_{P2} = \frac{1}{2\pi \cdot \overline{R_S} \cdot \overline{C_S}}$
To place the poles and zeroes of the be followed:

To place the poles and zeroes of the compensation network, the following suggestions may be followed:

Set the gain R_F/R_{FB} in order to obtain the desired closed loop regulator bandwidth a) according to the approximated formula (suggested values for R_{FB} is in the range of some $k\Omega$):

$$\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{F}\mathsf{B}}} = \frac{\mathsf{F}_{\mathsf{0dB}}}{\mathsf{F}_{\mathsf{LC}}} \cdot \frac{\Delta \mathsf{V}_{\mathsf{OSC}}}{\mathsf{V}_{\mathsf{IN}}}$$

15/32

b) Place F_{Z1} below F_{LC} (typically 0.5* F_{LC}):

$$\mathbf{U}_{\mathbf{F}} = \frac{1}{\pi \cdot \mathbf{R}_{\mathbf{F}} \cdot \mathbf{F}_{\mathbf{LC}}}$$

- c) Place F_{P1} at F_{ESR} : $C_P = \frac{C_F}{2\pi \cdot R_F \cdot C_F \cdot F_{ESR} - 1}$
- d) Place F_{Z2} at F_{LC} and F_{P2} at half of the switching frequency:

$$R_{S} = \frac{R_{FB}}{\frac{F_{SW}}{2 \cdot F_{LC}} - 1}$$
$$C_{S} = \frac{1}{\pi \cdot R_{S} \cdot F_{SW}}$$

- e) Check that compensation network gain is lower than open loop EA gain before F_{0dB} ;
- f) Check phase margin obtained (it should be gre approximation than 45°) and repeat if necessary.

9.2 Layout guidelines

L6728A provides control functions and high current integrated drivers to implement highcurrent step-down DC-DC converters. In this kind of application, a good layout is very important.

The first priority when blacing components for these applications has to be reserved to the power section, minimizing the length of each connection and loop as much as possible. To minimize noise and voltage spikes (EMI and losses) power connections (highlighted in *Figure 7*) nust be a part of a power plane and anyway realized by wide and thick copper traces: pop must be anyway minimized. The critical components, i.e. the power MOSFETs, must be close one to the other. The use of multi-layer printed circuit board is recommended.

The input capacitance (C_{IN}), or at least a portion of the total capacitance needed, has to be placed close to the power section in order to eliminate the stray inductance generated by the copper traces. Low ESR and ESL capacitors are preferred, MLCC are suggested to be connected near the HS drain.

Use proper VIAs number when power traces have to move between different planes on the PCB in order to reduce both parasitic resistance and inductance. Moreover, reproducing the same high-current trace on more than one PCB layer will reduce the parasitic resistance associated to that connection.

Connect output bulk capacitors (C_{OUT}) as near as possible to the load, minimizing parasitic inductance and resistance associated to the copper trace, also adding extra decoupling capacitors along the way to the load when this results in being far from the bulk capacitors bank.





Figure 7. Power connections (heavy lines)

Gate traces and phase trace must be sized according to the driver RMS current delivered to the power MOSFET. The device robustness allows managing applications with the power section far from the controller without losing performances. Anyway, when possible, it is recommended to minimize the distance between controller and power section.

Small signal components and connections to critical nodes of the application, as well as bypass capacitors for the device supply, are also important. Locate by pass capacitor (V_{CC} and Bootstrap capacitor) and feedback compensation components as close to the device as practical. For over current programmability, place R_{OCSET} close to the device and avoid leakage current paths on COMP/OC pin, since the interpret current source is only 60 μ A.

Systems that do not use Schottky diode in parallel to the Low-Side MOSFET might show big negative spikes on the phase pin. This spike must be limited within the absolute maximum ratings (for example, adding a gate resistor in series to HS MOSFET gate), as well as the positive spike, but has an additional consequence: it causes the bootstrap capacitor to be over-charged. This extra-charge can cause, in the worst case condition of maximum input voltage and during particular transients, that boot-to-phase voltage overcomes the absolute maximum ratings also causing device failures. It is then suggested in this cases to limit this extra-charge by adding a small resistor in series to the boot capacitor (one resistor in series to BOOT).



10 Application information

10.1 Inductor design

The inductance value is defined by a compromise between the dynamic response time, the efficiency, the cost and the size. The inductor has to be calculated to maintain the ripple current (ΔI_L) between 20% and 30% of the maximum output current (typ.). The inductance value can be calculated with the following relationship:

$$L = \frac{V_{IN} - V_{OUT}}{F_{SW} \cdot \Delta I_{L}} \cdot \frac{V_{OUT}}{V_{IN}}$$

where F_{SW} is the switching frequency, V_{IN} is the input voltage and V_{OUT} is the culput voltage.

Increasing the value of the inductance reduces the current ripple but, at the same time, increases the converter response time to a dynamic load change. The response time is the time required by the inductor to change its current from initial to final value. Until the inductor change its current is supplied by the output capacitors. Minimizing the response time can minimize the output caucacitance required. If the compensation network is well designed, during a load variation the device is able to set a duty cycle value very different (0% or 80%) from stady state one. When this condition is reached, the response time is limited by the time required to change the inductor current.

10.2 Output capacitor(s)

The output capacitors are basic components to define the ripple voltage across the output and for the fast transient response of the power supply. They depend on the output voltage ripple requirements, as well as any output voltage deviation requirement during a load transient.


During steady-state conditions, the output voltage ripple is influenced by both the ESR and capacitive value of the output capacitors as follow:

 $\Delta V_{OUT_ESR} = \Delta I_L \cdot ESR$

$$\Delta V_{OUT_C} = \Delta I_L \cdot \frac{1}{8 \cdot C_{OUT} \cdot F_{SW}}$$

Where ΔI_L is the inductor current ripple. In particular, the expression that defines $\Delta v'_{OUT_C}$ takes in consideration the output capacitor charge and discharge as a consequence of the inductor current ripple.

During a load variation, the output capacitors supplies the current to the load or absorb the current stored into the inductor until the converter reacts. In fact, even if the controller recognizes immediately the load transient and sets the dury cycle at 80% or 0%, the current slope is limited by the inductor value. The output volcage has a drop that also in this case depends on the ESR and capacitive charge/disc harge as follow:



Where ΔV_L is the voltage applied to the inductor during the transient response $(D_{MAX} \cdot V_{IN} - V_{CUT})$ for the load appliance or V_{OUT} for the load removal).

MLCC copacitors have typically low ESR to minimize the ripple but also have low canacitance that do not minimize the voltage deviation during dynamic load variations. On the contrary, electrolytic capacitors have big capacitance to minimize voltage deviation rluring load transients while they does not show the same ESR values of the MLCC resulting then in higher ripple voltages. For these reasons, a mix between electrolytic and MLCC capacitor is suggested to minimize ripple as well as reducing voltage deviation in dynamic mode.

Input capacitors

The input capacitor bank is designed considering mainly the input RMS current that depends on the output deliverable current (I_{OUT}) and the duty-cycle (D) for the regulation as follow:

 $I_{rms} = I_{OUT} \cdot \sqrt{D \cdot (1 - D)}$

The equation reaches its maximum value, $I_{OUT}/2$, with D = 0.5. The losses depends on the input capacitor ESR and, in worst case, are:

$$\mathsf{P} = \mathsf{ESR} \cdot (\mathsf{I}_{\mathsf{OUT}}/2)^2$$



L6728A

11 20 A demonstration board

L6728A 20 A demonstration board realizes, in a two-layer PCB, a step-down DC/DC converter and shows the operation of the device in a general-purpose high-current application. Different output voltage rails have been considered: 8 V, 5 V, 3.3 V, 2.5 V, 1.25 V and 0.8 V. The input voltage can range from a bottom value that depends on the chosen rail up to 15 V buses (absolute maximum). The application can deliver an output current up to the value fixed by R_{OCSET} (~27 A).






Figure 9. 20 A demonstration board (left) and components placement (right)








Figure 11. 20 A demonstration board schematic

Qty	Reference	Description	Package
Capaci	tors		
2	C1, C2	Electrolytic capacitor 1800 µF 16 V Sanyo P/N 16ME1800WG	Radial 10 x 23 mm
1	C10	MLCC, 100 nF, 50 V, X7R Murata GRM188R71H104K	SMD0603
3	C11 to C13	MLCC, 4.7 μF, 16 V, X7R Murata GRM31CR71C475K	SMD1206
2	C14, C38	MLCC, 1 μF, 16 V, X7R Murata GRM21BR71C105K	SMD080.
48	C3 to C9, C15 to C20, C39 to C59, C36, C37, C21 to C23, C25 to C29, C31 to C34	Not mounted	na
1	C30	POSCAP 470 μF, 6.3 V. 1ο n.Ω Sanyo P/N 6TPD470M	SMD1206
1	C24	MLCC, 47 nF, 50 \/, \7.3 Murata GRN:1\26F71H473K	CMDacaa
1	C35	MLCC. ທີ່ວຸບF, 50 V, X7R ທີ່ພາສະາ ຜິRM188R71H101K	SMD0603
Resisto	ors		
4	R1, R2, R20, R17	Resistor, 2R2, 1/16W, 1%	SMD0603
5	R3, R5, R11, P.12, F.16	Resistor, 0R, 1/8W, 1%	SMD0805
5	R4, R10, F.14, H15, R21	Not mounted	na
1	R19	Resistor, 22 K, 1/16W, 1%	CMD0c00
1	R18	Resistor, 18 K, 1/16W, 1%	- SMD0603
in iu sto	or CCC		
1	J1(000	Wurth SMD power inductor 670 nH - 1.75 mΩ - 40 A P/N 744-315-067	na
1	L2	Not mounted	1
Active	components	1	
1	D1	Diode, 1N4148	SOT23
5	Q1 to Q4, Q8	Not mounted	na
1	Q5	STD70NH02L	
1	Q7	STD95NH02L	- DPACK
1	U1	Controller, L6728A	VFQFPN10, 3x3 mm

 Table 6.
 20A demonstration board - bill of material (common components)

11.1 Demonstration board description

11.1.1 Power input (V_{IN})

This is the input voltage for the power conversion. The high-side drain is connected to this input. This voltage can range from 1.5 V to 12 V bus.

If the voltage is between 5 V and 12 V it can supply also the device (through the V_{CC} pin) and in this case the R16 (0 Ω) resistor must be present.

11.1.2 Output (V_{OUT})

Different output voltage rails have been tested. For each rail a few component need to be changed: these components are used to program the desiderated output voltage and to compensate the system. The over-current-protection limit is set to ~27 A but it can be changed by replacing the resistors R18.

Table II	nun uoponu					
Ref.	8 V rail	5 V rail	3.3 V rail	2.5 V r. "	1.25 V rail	0.8 V rail
Q9	mou	nted		not mo	ounted	,
R7	3.6 kΩ	3.6 kΩ	3.6 kΩ	3.6 kΩ	11 kΩ	11 kΩ
R6, R9	3.6 kΩ	3.6 kΩ	4. ' κΩ	4.7 kΩ	22 kΩ	22 kΩ
R8, R13	390 Ω	680 Ω	1.5 kΩ	2.2 kΩ	39 kΩ	open

Table 7. Rail dependent components

Note:

All the previous resistors are SMD 0603 package, 1/16W, 1% tolerance.

11.1.3 Signal input (Vcc)

Using the input voltage V_{IN} to supply the controller no power is required at this input. However the controller can be supplied separately from the power stage through the V_{CC} input and, in this case, the R16 (0 Ω) resistor must be unsoldered.

11.1.+

Test points

Several test points are provided to have easy access at all important signal characterizing the device:

- COMP: the output of the error amplifier;
- FB: the inverting input of the error amplifier;
- PGOOD: signaling the regular functioning (active high);
- VGDHS: the bootstrap diode anode;
- PHASE: Phase node;
- LGATE: Low-side gate pin of the device;
- HGATE: High-side gate pin of the device.



11.2 Demonstration board characterization

Figure 12 and *Figure 17* show the electrical performances of the tamboured in terms of accuracy and efficiency.




Figure 12. 20 A demonstration board performances

12 5A demonstration board

L6728A 5 A demonstration board realizes, in a two-layer PCB, a step-down DC/DC converter and shows the operation of the device in a general-purpose high-current application. Different output voltage rails have been considered: 8 V, 5 V, 3.3 V, 2.5 V, 1.25 V and 0.8 V. The input voltage can range from a bottom value that depends on the chosen rail up to 15 V buses (absolute maximum). The application can deliver an output current up to the value fixed by R_{OCSET} (~6 A).





Figure 13. 5 A demonstration board (left) and components placement (right)

Figure 14. 5 A demonstration board's top (left) and bottom (right) layers






Figure 15. 5 A demonstration board schematic



Qty	Reference	Description	Package
Capacitors		•	
2	C12, C51	MLCC, 10 μF, 16 V, X5R Murata GRM31CR61C106K	SMD1206
1	C10	MLCC, 100 nF, 50 V, X7R Murata GRM188R71H104K	SMD0603
2	C14, C38	MLCC, 1 μF, 16 V, X7R Murata GRM21BR71C105K	SMD0805
2	C39, C40	MLCC, 22 μF, 6.3 V, X5R Murata GRM31CR60J226K	SMD1203
2	C36	MLCC, 10 nF, 50 V, X7R Murata GRM188R71H103K	JCIC
1	C24	MLCC, 47 nF, 50 V, X7R Murata GRM188R71H2 231	SMD0603
1	C35	MLCC, 1 nF, 50 V, X73 Murata GRM1825711102K	JCILE
Resistors	-	<u> </u>	
3	R1, R2, R17	Pesisior, 3R3, 1/16 W, 1%	
3	R3, R5, R16	P.esistor, 0R, 1/8 W, 1%	
1	R14	Resistor, 51R, 1/8 W, 1%	
2	R6, R9	Resistor, 2K2, 1/16 W, 1%	OMDOCOO
2	R8, R13	Resistor, 3K9, 1/16 W, 1%	SMD0603
1	<u>67</u>	Resistor, 270 R, 1/16 W, 1%	
0	R19	Resistor, 22 K, 1/16 W, 1%	
	R18	Resistor, 18 K, 1/16 W, 1%	
Inductor	-90-		
	L1	Wurth SMD power inductor 1.8 μH - 3.68 mΩ - 20 A P/N 744-318-180	na
Active Con	ponents		
	D1	Diode, BAT54	SOT23
Active Con	Q5	Dual N-channel MOS, STS8DNF3LL (the STS8DNH3LL model can be used as well)	SO8
1	U1	Controller, L6728A	VFQFPN 10 3x3 mm

 Table 8.
 5 A demonstration board - bill of material



12.1 **Demonstration board description**

12.1.1 Power input (V_{IN})

This is the input voltage for the power conversion. The High-Side drain is connected to this input. This voltage can range from 1.5 V to 12 V bus.

If the voltage is between 5 V and 12 V it can supply also the device (through the Vcc pin) and in this case the R16 (0 Ω) resistor must be present.

12.1.2 Output (VOUT)

Different output voltage rails have been tested. For each rail a few component need to be changed: these components are used to program the desiderate output voltage. The CCP limit is set to ~6 A but it can be changed by replacing the resistors R18.

Table 9.	Rail	dependent	components

Ref.	8 V rail	5 V rail	3.3 V rail	2.5 V re::	2.5 V rail	0.8 V rail
R8, R13	240 Ω	430 Ω	680 Ω	1 kΩ	3.9 kΩ	open

All the previous resistors are SMD 0603 package, 1,151, 1% tolerance. Note:

12.1.3 Signal input (V_{CC})

Using the input voltage VIN to supply the controller no power is required at this input. However the controller can be supplied separately from the power stage through the V_{CC} input (5-12 V) and, in this case, the R16 (0 Ω) resistor must be unsoldered.

12.1.4 Test points

Several test points are provided to have easy access at all important signal characterizing the device:

- COMP: the output of the error amplifier;
- FB: the inverting input of the error amplifier;
- Obsolett<u></u> PGOOD: signaling the regular functioning (active high);
 - VGDHS: the bootstrap diode anode;
 - PHASE: Phase node;

LGATE: Low-Side gate pin of the device;

HGATE: High-Side gate pin of the device.

12.2 Demonstration board characterization

Figure 16 and *Figure 17* show the electrical performances of the demonstration board in terms of accuracy and efficiency.





Figure 16. 5 A demonstration board performances







13 Mechanical data and package dimensions




Figure 18. Mechanical data and package dimensions



14 Revision history

Table 10.Document revision history

Date	Revision	Changes
01-Oct-2008	1	Initial release

Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiari is ("CT") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and service: described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and service. described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services de sc ibed nerein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licence grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a war any covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONJITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNES: FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS & CR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warrant, gravited by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

