

STGIPS10K60T

SLLIMMTM

small low-loss intelligent molded module

Preliminary data

Features

- IPM 10 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- V_{CE(sat)} negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down / pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Shut down function
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 Vrms/min
- $5 \text{ k}\Omega$ NTC for temperature control

Applications

- 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners and sewing machines


Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuitrugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMMTM is a trademark of STMicroelectronics.

Table 1. Device summary

Order code Marking		Marking	Package	Packaging
	STGIPS10K60T	GIPS10K60T	SDIP-25L	Tube

March 2011 Doc ID 018533 Rev 1 1/19



Contents STGIPS10K60T

Contents

1	Internal block diagram and pin configuration	. 3
2	Electrical ratings	. 5
	2.1 Absolute maximum ratings	. 5
	2.2 Thermal data	. 6
3	Electrical characteristics	. 7
	3.1 Control part	. 9
	3.1.1 NTC thermistor	. 11
	3.2 Waveforms definitions	12
4	Applications information	13
	4.1 Recommendations	14
5	Package mechanical data	15
6	Revision history	18

577

1 Internal block diagram and pin configuration





Table 2. Pin description

Pin n°	Symbol	Description
1	OUT _U	High side reference output for U phase
2	V _{boot U}	Bootstrap voltage for U phase
3	<u> LIN</u> ∪	Low side logic input for U phase
4	HIN _U	High side logic input for U phase
5	V _{CC}	Low voltage power supply
6	OUT _V	High side reference output for V phase
7	V _{boot V}	Bootstrap voltage for V phase
8	GND	Ground
9	<u> </u>	Low side logic input for V phase
10	HIN _V	High side logic input for V phase
11	OUT _W	High side reference output for W phase
12	V _{boot W}	Bootstrap voltage for W phase
13	LIN _W	Low side logic input for W phase
14	HIN _W	High side logic input for W phase
15	SD / OD	Shut down logic input (active low) / open drain (comparator output)
16	T1	NTC thermistor terminal
17	N _W	Negative DC input for W phase
18	W	W phase output
19	Р	Positive DC input
20	N _V	Negative DC input for V phase
21	V	V phase output
22	Р	Positive DC input
23	N _U	Negative DC input for U phase
24	U	U phase output
25	Р	Positive DC input

Figure 2. Pin layout (bottom view)



STGIPS10K60T Electrical ratings

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3. Inverter part

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between P - N_U , N_V , N_W	450	V
V _{PN(surge)}	Supply voltage (surge) applied between P - N_U , N_V , N_W	500	V
V _{CES}	Each IGBT collector emitter voltage (V _{IN} ⁽¹⁾ = 0)	600	V
± I _C ⁽²⁾	Each IGBT continuous collector current at $T_C = 25$ °C	10	Α
± I _{CP} ⁽³⁾	Each IGBT pulsed collector current	20	Α
P _{TOT}	Each IGBT total dissipation at T _C = 25°C	33	W
t _{scw}	Short-circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ $T_j = 125 ^{\circ}\text{C}, V_{CC} = V_{boot} = 15 \text{ V}, V_{IN} ^{(1)} = 5 \text{ V}$	5	μs

^{1.} Applied between HIN_i , LIN_i and GND for i = U, V, W.

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

3. Pulse width limited by max junction temperature.

Table 4. Control part

Symbol	Parameter	Value	Unit
V _{OUT}	Output voltage applied between OUT _{U,} OUT _{V,} OUT _W - GND	V _{boot} - 21 to V _{boot} + 0.3	V
V _{CC}	Low voltage power supply	-0.3 to +21	V
V _{boot}	Bootstrap voltage applied between V _{boot i} - OUT _i for i = U, V, W	-0.3 to 620	V
V _{IN}	Logic input voltage applied between HIN, LIN and GND	-0.3 to 15	V
V _{SD/OD}	Open drain voltage	-0.3 to 15	V
dV _{OUT} /dt	Allowed output slew rate	50	V/ns

^{2.} Calculated according to the iterative formula:

Electrical ratings STGIPS10K60T

Table 5. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 sec.)	2500	V
T _C	Module case operation temperature	-40 to 125	ô
T _J ⁽¹⁾	Operating junction temperature	-40 to 150	°C

The maximum junction temperature rating of the power chips integrated within the SDIP module is 150°C (@T_C ≤ 100°C). To ensure safe operation of the SDIP module, the average junction temperature should be limited to T_J(avg) ≤ 125°C (@T_C ≤ 100°C)

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
В.	Thermal resistance junction-case single IGBT max.	3.8	°C/W
R _{thJC}	Thermal resistance junction-case single diode max.	5.5	°C/W

3 Electrical characteristics

 $T_J = 25$ °C unless otherwise specified.

Table 7. Inverter part

Compleal	Parameter	Test conditions	Value			l lmit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
V	Collector-emitter	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 5 \text{ V},$ $I_{C} = 5 \text{ A}$	-	2.1	2.5	>
VCE(sat)	V _{CE(sat)} saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 5 \text{ V},$ $I_{C} = 5 \text{ A}, T_{j} = 125 \text{ °C}$	-	1.8		V
I _{CES}	Collector-cut off current $(V_{IN}^{(1)} = 0 \text{ "logic state"})$	V _{CE} = 600 V V _{CC} = V _{boot} = 15 V	-		150	μΑ
V _F	Diode forward voltage	$(V_{IN}^{(1)} = 0 \text{ "logic state"}),$ $I_C = 5 \text{ A}$	-		1.9	V
Inductive	load switching time and e	nergy				
t _{on}	Turn-on time		-	320	-	
t _{c(on)}	Crossover time (on)		-	70	-	
t _{off}	Turn-off time	$V_{DD} = 300 \text{ V},$	-	430	-	ns
t _{c(off)}	Crossover time (off)	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 0 \div 5 \text{ V},$	-	135	-	
t _{rr}	Reverse recovery time	$I_C = 5 \text{ A (see } Figure 4)$	-	130	-	
E _{on}	Turn-on switching losses		-	65	-	11.1
E _{off}	Turn-off switching losses		-	75	-	μJ

^{1.} Applied between HIN_i , LIN_i and GND for i = U, V, W.

Note:

 t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.

Electrical characteristics STGIPS10K60T

Figure 3. Switching time test circuit Input




Figure 4. Switching time definition




Figure 4 "Switching time definition" refers to HIN inputs (active high). For $\overline{\text{LIN}}$ inputs (active Note: low), V_{IN} polarity must be inverted for turn-on and turn-off.

3.1 Control part

Table 8. Low voltage power supply $(V_{CC} = 15 \text{ V})$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	V _{CC} = 10 V SD/OD = 5 V; LIN = 5 V; HIN = 0			450	μА
I _{qcc}	Quiescent current	V _{cc} = 15 V SD /OD = 5 V; LIN = 5 V HIN = 0			3.5	mA

Table 9. Bootstrapped voltage ($V_{CC} = 15 \text{ V}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		10.6	11.5	12.4	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.1	10	10.9	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	$V_{BS} = 10 \text{ V}$ $\overline{SD}/OD = 5 \text{ V}; \overline{LIN} \text{ and}$ HIN = 5 V		70	110	μΑ
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}$ $\overline{SD}/OD = 5 \text{ V}; \overline{LIN} \text{ and}$ HIN = 5 V		150	210	μΑ
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		Ω

Table 10. Logic inputs $(V_{CC} = 15 \text{ V})$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage				0.8	V
V _{ih}	High logic level voltage		2.25			٧
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINI}	LIN logic "1" input bias current	LIN = 0 V	3	6	20	μΑ
I _{LINh}	LIN logic "0" input bias current	<u>LIN</u> = 15 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	SD = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	SD = 0 V			3	μΑ
Dt	Dead time	see Figure 8		600		ns

Doc ID 018533 Rev 1 9/19

Electrical characteristics STGIPS10K60T

Table 11. Shut down characteristics ($V_{CC} = 15 \text{ V}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{ol}	Open drain low level output voltage	I _{od} = - 3 mA	-		0.5	V
t _{sd}	Shut down to high / low side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200	ns


Table 12. Truth table

Condition	Logic input (V _I)			Output		
Condition	SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	Х	х	L	L	
Interlocking half-bridge tri-state	Н	L	Н	L	L	
0 "logic state" half-bridge tri-state	Н	Н	L	L	L	
1 "logic state" low side direct driving	Н	L	L	Н	L	
1 "logic state" high side direct driving	Н	Н	Н	L	Н	

Note: X: don't care

Figure 5. Maximum $I_{C(RMS)}$ current vs. switching frequency $^{(1)}$

Figure 6. Maximum $I_{C(RMS)}$ current vs. f_{SINE}



1. Simulated curves refer to typical IGBT parameters and maximum $\rm R_{\rm thJC}$

3.1.1 NTC thermistor

Table 13. NTC thermistor


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
R ₂₅	Resistance	T _C = 25°C		5		kΩ
R ₁₂₅	Resistance	T _C = 125°C		300		Ω
В	B-constant	T _C = 25°C		3435		K
Т	Operating temperature		-40		125	°C

Equation 1: resistance variation vs. temperature

$$R(T) = R_{25} \cdot e^{B(\frac{1}{T} - \frac{1}{298})}$$

Where T are temperatures in Kelvins.


Figure 7. NTC resistance vs. temperature




Electrical characteristics STGIPS10K60T

3.2 Waveforms definitions

Figure 8. Dead time and interlocking waveforms definitions



4 Applications information



577

Doc ID 018533 Rev 1

4.1 Recommendations

- Input signal HIN is active high logic. A 85 k Ω (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal /LIN is active low logic. A 720 k Ω (typ.) pull-up resistor, connected to an internal 5V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD/OD signal should be pulled up to 5 V / 3.3 V with an external resistor.

Table 14. Recommended operating conditions

Symbol	Parameter	Conditions	Value			Unit
	raiailletei	Conditions	Min.	Тур.	Max.	Oiiit
V _{PN}	Supply Voltage	Applied between P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V_{BOOTi} -OUT _i for $i = U, V, W$	13		18	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz

5 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of $\mathsf{ECOPACK}^{@}$ packages, depending on their level of environmental compliance. $\mathsf{ECOPACK}^{@}$ specifications, grade definitions and product status are available at: $\mathit{www.st.com}$. $\mathsf{ECOPACK}^{@}$ is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.


Table 15. SDIP-25L mechanical data

Dim.	(mm.)				
	Min.	Тур.	Max.		
А	44		44.8		
A1	0.95		1.75		
A2	1.2		2		
A3	39		39.8		
В	21.6		22.4		
B1	11.45		12.25		
B2	24.83	25.22	25.63		
С	5		5.8		
C1	6.4		7.4		
C2	11.1		12.1		
е	1.95	2.35	2.75		
e1	3.2	3.6	4		
e2	4.3	4.7	5.1		
e3	6.1	6.5	6.9		
F	0.8	1.0	1.2		
F1	0.3	0.5	0.7		
R	1.35		2.15		
Т	0.4	0.55	0.7		

Figure 10. SDIP-25L drawing dimensions



17/19



Doc ID 018533 Rev 1

577

Revision history STGIPS10K60T

6 Revision history

Table 16. Document revision history

Date	Revision	Changes
07-Mar-2011	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 018533 Rev 1

19/19