

CY28351-400

Differential Clock Buffer/Driver

Features

- Supports 333-MHz and 400-MHz DDR SDRAM
- 60 273-MHz operating frequency
- Phase-locked loop (PLL) clock distribution for double data rate synchronous DRAM applications
- Distributes one clock input to ten differential outputs
- External feedback pin (FBIN) is used to synchronize the outputs to the clock input
- Conforms to the DDRI specification
- Spread Aware™ for electromagnetic interference (EMI) reduction
- 48-pin SSOP package


Description

This PLL clock buffer is designed for $2.6V_{DD}$ and $2.6AV_{DD}$ operation and differential outputs levels.

This device is a zero delay buffer that distributes a clock input (CLKIN) to ten differential pairs of clock outputs (YT[0:9], YC[0:9]) and one feedback clock output (FBOUT). The clock outputs are individually controlled by the serial inputs SCLK and SDATA.

The two-line serial bus can set each output clock pair (YT[0:9], YC[0:9]) to the Hi-Z state. When AV_{DD} is grounded, the PLL is turned off and bypassed for the test purposes.

The PLL in this device uses the input clock (CLKIN) and the feedback clock (FBIN) to provide high-performance, low-skew, low-jitter output differential clocks.





Pin Description^[1]

Pin Number	Pin Name	I/O	Pin Description	Electrical Characteristics	
13	CLKIN		Clock Input.	Input	
35	FBIN	I	Feedback Clock Input. Connect to FBOUT for accessing the PLL.	Input	
3, 5, 10, 20, 22 46, 44, 39, 29, 27	YT(0:9)	0	Clock Outputs.	Differential Outputs	
2, 6, 9, 19, 23 47, 43, 40, 30, 26	YC(0:9)	0	Clock Outputs.		
33	FBOUT	0	Feedback Clock Output . Connect to FBIN for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships.	Output	
12	SCLK	I	Serial Clock Input. Clocks data at SDATA into the internal register.	Data Input for the two-line serial bus	
37	SDATA	I/O	Serial Data Input. Input data is clocked to the internal register to enable/disable individual outputs. This provides flexibility in power management.	Data Input and Output for the two-line serial bus	
11	VDD		2.6V Power Supply for Logic.	2.6V Nominal	
4, 21, 28, 34, 38, 45	VDDQ		2.6V Power Supply for Output Clock Buffers.	2.6V Nominal	
16	AVDD		2.6V Power Supply for PLL.	2.6V Nominal	
15	VDDI		2.6V Power Supply for Two-line Serial Interface.	2.6V Nominal	
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	VSS		Common Ground.	0.0V Ground	
17	AVSS	-	Analog Ground.	0.0V Analog Ground	
14, 32,36	NC		Not Connected.		

Zero Delay Buffer

When used as a zero delay buffer, the CY28351-400 will likely be in a nested clock tree application. For these applications the CY28351-400 offers a clock input as a PLL reference. The CY28351-400 then can lock onto the reference and translate with near zero delay to low skew outputs. For normal operation, the external feedback input, FBIN, is connected to the feedback output, FBOUT. By connecting the feedback output to the feedback input the propagation delay through the device is eliminated. The PLL works to align the output edge with the input reference edge thus producing a near zero delay. The reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs.

When $\mathsf{V}_{\mathsf{DDA}}$ is strapped LOW, the PLL is turned off and bypassed for test purposes.

Function Table

Input		Outputs			PLL	
V _{DDA}	CLKIN	YT(0:9) ^[2]	YC(0:9) ^[2]	FBOUT		
GND	L	L	Н	L	BYPASSED/OFF	
GND	Н	Н	L	Н	BYPASSED/OFF	
2.5V	L	L	Н	L	On	
2.5V	Н	Н	L	Н	On	
2.5V	< 20 MHz	Hi-Z	Hi-Z	Hi-Z	Off	

Notes:

1. A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (< 0.2"). If these bypass capacitors are not close to the pins their high-frequency filtering characteristic will be cancelled by the lead inductance of the traces.

Each output pair can be three-stated via the two-line serial interface.



Power Management

The individual output enable/disable control of the CY28351-400 allows the user to implement unique power management schemes into the design. Outputs are three-stated when disabled through the two-line interface as individual bits are set LOW in Byte0 and Byte1 registers. The feedback output (FBOUT) cannot be disabled via two line serial bus. The enabling and disabling of individual outputs is done in such a manner as to eliminate the possibility of partial "runt" clocks.

Serial Control Registers

Following the acknowledge of the Address Byte, two additional bytes must be sent:

- Command Code byte
- Byte Count byte.

Byte0: Output Register 1 (1 = Enable, 0 = Disable)

Bit	@Pup	Pin#	Description
7	1	3, 2	YT0, YC0
6	1	5, 6	YT1, YC1
5	1	10, 9	YT2, YC2
4	1	20, 19	YT3, YC3
3	1	22, 23	YT4, YC4
2	1	46, 47	YT5, YC5
1	1	44, 43	YT6, YC6
0	1	39, 40	YT7, YC7

Byte1: Output Register 2 (1 = Enable, 0 = Disable)

Bit	@Pup	Pin#	Description
7	1	29, 30	YT8, YC8
6	1	27, 26	YT9, YC9
5	0	_	Reserved
4	0	_	Reserved
3	0	_	Reserved
2	0	_	Reserved
1	0	_	Reserved
0	0	_	Reserved

Byte2: Test Register 3

Bit	@Pup	Pin#	Description
7	1	-	0 = PLL leakage test, 1 = disable test
6	1	-	Reserved
5	1	-	Reserved
4	1	-	Reserved
3	1	-	Reserved
2	1	-	Reserved
1	1	-	Reserved
0	1	-	Reserved



Maximum Operating Conditions^[3]

Input Voltage Relative to $V_{SS} 0.3 V$	/
Input Voltage Relative to V_{DDQ} or AV_{DD} : V_{DD} + 0.3V	/
Storage Temperature:65°C to +150°C)
Operating Temperature:40°C to +85°C)
Maximum Power Supply:	/

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range:

 $V_{SS} < (V_{IN} \text{ or } V_{OUT}) < V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

DC Electrical Specifications^[4]

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
All V _{DD's}	Supply Voltage	Operating	2.5	-	2.7	V
V _{IL}	Input Low Voltage	SDATA , SCLK	-	-	1.0	V
V _{IH}	Input High Voltage	SDATA , SCLK	2.2	-	-	V
V _{IL}	Input Voltage Low	CLKIN, FBIN	-	-	0.3V _{DDQ}	V
V _{IH}	Input Voltage High	CLKIN, FBIN	0.6V _{DDQ}	-	-	V
V _{ID}	Differential Input Voltage	CLK, FBIN	0.36	-	V _{DDQ} + 0.6	V
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{IN} = V_{DDQ}, \text{ CLKT, FBIN}$	-10	-	10	μΑ
V _{OL}	Output Low Voltage	V _{DDQ} = 2.375V, I _{OL} = 12 mA	-	-	0.6	V
V _{OH}	Output High Voltage	V _{DDQ} = 2.375V, I _{OH} = -12 mA	1.7	-	-	V
V _{OUT}	Output Voltage Swing ^[5]		1.1		$V_{DDQ} - 0.4$	V
V _{OC}	Output Crossing Voltage ^[6]		(V _{DDQ} /2) - 0.15	V _{DDQ} /2	(V _{DDQ} /2) + 0.15	V
I _{OZ}	High-Impedance Output Current	$V_{O} = GND \text{ or } V_{O} = V_{DDQ}$	-10	-	10	μΑ
I _{DDQ}	Dynamic Supply Current ^[7]	All V_{DDQ} and V_{DDI} , $F_{O} = 273MHz$	-	235	300	mA
ID _{STAT}	Static Supply Current		-	-	1	mA
I _{DD}	PLL Supply Current	A _{VDD only}	_	9	12	mA
C _{IN}	Input Pin Capacitance		_	4	6	pF

AC Electrical Specifications^[8,9]

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
f _{CLK}	Operating Clock Frequency	V_{DD} , A_{VDD} , V_{DDQ} = 2.5V to 2.7V	60	_	273	MHz
t _{DC}	Input Clock Duty Cycle		40	_	60	%
t _{LOCK}	Maximum PLL lock Time		_	_	100	μs
T _R T _F	Output Clocks Slew Rate	20% to 80% of V _{OD}	1	_	3	V/ns
t _{CCJ}	Cycle to Cycle Jitter ^[11]	f > 66 MHz	-75	-	75	ps
tjit(h-per)	Half-period jitter ^[11]	f > 66 MHz	-75		75	ps
t _{PLH}	LOW-to-HIGH Propagation Delay, CLKIN to YT		1.5	3.5	6	ns
t _{PHL}	HIGH-to-LOW Propagation Delay, CLKIN to YT		1.5	3.5	6	ns
t _{SKEW}	Any Output to Any Output Skew ^[10]		_	-	100	ps
t _{PHASE}	Phase Error ^[10]		-150	—	150	ps
t _{PHASEJ}	Phase Error Jitter	f > 66 MHz	-50	_	50	ps

Notes:

3. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

4. unused inputs must be held HIGH or LOW to prevent them from floating.

5. For load conditions, see Figure 7.

6. The value off VOC is expected to be |VTR + VCP|/2. In case of each clock directly terminated by a 120Ω resistor. See Figure 7.

7. All outputs switching loaded with 16 pF in 60Ω environment. See Figure 7.

8. Parameters are guaranteed by design and characterization. Not 100% tested in production

PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30 kHz and 33.3 kHz with a down spread of -0.5%.

All differential input and output terminals are terminated with 120Ω/16 pF, as shown in *Figure 7*.
Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.



Parameter Measurement Information




Figure 4. Period Jitter







Figure 7. Differential Signal Using Direct Termination Resistor



Ordering Information

Part Number	Package Type	Product Flow
CY28351OC-400	48-pin SSOP	Commercial, 0° to 70°C
CY28351OC-400T	48-pin SSOP–Tape and Reel	Commercial, 0° to 70°C
CY28351OI-400	48-pin SSOP	Industrial, –40° to 85°C
CY28351OI-400T	48-pin SSOP–Tape and Reel	Industrial, –40° to 85°C

Package Drawing and Dimensions



While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.

Rev 1.0, November 28, 2006