

# HIGH-SLEED CWOS FOR COURSE FOR MILH ACO STATE TO STATE TO

#### **FEATURES**

- Choice of Three Phase Comparators
  - Exclusive OR
  - Edge-Triggered J-K Flip-Flop
  - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Optimized Power-Supply Voltage Range From 3 V to 5.5 V
- Wide Operating Temperature Range . . . –40°C to 125°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### D. DGV. NS. OR PW PACKAGE (TOP VIEW) PCP<sub>OUT</sub> 16 Vcc 15 PC3<sub>OUT</sub> PC1<sub>OUT</sub> 2 COMP<sub>IN</sub> [] 3 14∏ SIG<sub>IN</sub> 13 PC2<sub>OUT</sub> VCO<sub>OUT</sub> ¶ 4 12 R<sub>2</sub> INH ∏ 5 C1<sub>A</sub> [] 6 11 🛮 R₁ 10 DEMOUT C1<sub>B</sub> GND [ 9 VCOIN

#### DESCRIPTION

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7.

The SN74LV4046A is a phase-locked-loop circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOP – NS	SN74LV4040ANS	74LV4046A
	30P - NS	SN74LV4040ANSR	74LV4040A
	SOIC – D	SN74LV4040AD	
–40°C to 125°C	SOIC - D	SN74LV4040ADR	
	TOCOD DW	SN74LV4040APW	1110404
	TSSOP – PW	SN74LV4040APWR	LW046A
	TVSOP – DGV	SN74LV4040ADGVR	LW046A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCP <sub>OUT</sub>	Phase comparator pulse output
2	PC1 <sub>OUT</sub>	Phase comparator 1 output
3	COMP <sub>IN</sub>	Comparator input
4	VCO <sub>OUT</sub>	VCO output
5	INH	Inhibit input
6	C1 <sub>A</sub>	Capacitor C1 connection A
7	C1 <sub>B</sub>	Capacitor C1 connection B
8	GND	Ground (0 V)
9	VCOIN	VCO input
10	DEM <sub>OUT</sub>	Demodulator output
11	R <sub>1</sub>	Resistor R1 connection
12	R <sub>2</sub>	Resistor R2 connection
13	PC2 <sub>OUT</sub>	Phase comparator 2 output
14	SIG <sub>IN</sub>	Signal input
15	PC3 <sub>OUT</sub>	Phase comparator 3 output
16	V <sub>CC</sub>	Positive supply voltage

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
$V_{CC}$	DC supply voltage range				7	V	
$V_{I}$	Input voltage range			-0.5	V <sub>CC</sub> + 0.5	V	
Vo	Output voltage range			-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-20	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA	
Io	Continuous output curent	$V_{O} = 0$ to $V_{CC}$			±35	mA	
I <sub>CC</sub>	DC V <sub>CC</sub> or ground current				±70	mA	
		D package			73		
0	Declines the supplies and decles (2)	DGV package			120	00.004	
$\theta_{JA}$	Package thermal impedance (2)	NS package			64	°C/W	
		PW package			108		
T <sub>stg</sub>	Storage temperature range			-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

	PARAMETER	MIN	MAX	UNIT
$T_A$	Operating free-air temperature	-40	125	Ô
V <sub>CC</sub>	Supply voltage	3	5.5	V
$V_I, V_O$	DC input or output voltage	0	$V_{CC}$	V

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO


SCES656A-FEBRUARY 2006-REVISED FEBRUARY 2006

## **Electrical Specifications**

	PARAMET	ER		TEST COND		V <sub>CC</sub> (V)	MIN	TYP MAX	MAX	UNIT	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			V <sub>I</sub> (V)	V <sub>I</sub> (V) I <sub>O</sub> (mA)			• • • •		<u> </u>	
vco		1			ľ						
$V_{IH}$	High-level input voltage	ut voltage INH			-	3 to 3.6	$V_{CC} \times 0.7$			V	
						4.5 to 5.5	$V_{CC} \times 0.7$				
$V_{IL}$	Low-level input voltage	INH			=	3 to 5.5			$V_{CC} \times 0.3$	V	
						4.5 to 5.5			$V_{CC} \times 0.3$		
	High-level	1,000	CMOS	., .,	-0.05	3 to 3.6	V <sub>CC</sub> - 0.1			.,	
$V_{OH}$	output voltage	VCO <sub>OUT</sub>	TTI	V <sub>IL</sub> or V <sub>IH</sub>		4.5 to 5.5	V <sub>CC</sub> - 0.1			V	
			TTL		-12	4.5 to 5.5 3 to 3.6	3.8		0.1		
		VCO <sub>OUT</sub>	CMOS		0.05	4.5 to 5.5			0.1		
$V_{OL}$	Low-level	VCOOUT	TTL	V <sub>IL</sub> or V <sub>IH</sub>	12	4.5 to 5.5			0.55	V	
· OL	output voltage	C1A, C1B		- IL STAIR	12				0.55		
		(test purpo			12	4.5 to 5.5			0.65		
I <sub>I</sub>	Input leakage current	INH, VCO	IN	V <sub>CC</sub> or GND		5.5			±1	μΑ	
	R1 range <sup>(1)</sup>					3 to 5.5	3		50	kΩ	
	R2 range <sup>(1)</sup>					3 to 4.5	3		50	kΩ	
	C1 capacitance range					3 to 3.6	40		No Limit	pF	
	CT capacitance range					4.5 to 5.5	40		NO LIIIII	ρr	
	Operating voltage			Over the range specified		3 to 3.6	1.1		1.9	V	
	range		for R1 for linearity (2)		4.5 to 5.5	1.1	3.2				
Phase	Comparator		1	1							
$V_{IH}$	V <sub>III</sub> DC-coupled high-level		SIG <sub>IN</sub> ,		<u>-</u>	3 to 3.6	$V_{CC} \times 0.7$				
- 1171	IH input voltage		COMPIN			4.5 to 5.5	$V_{CC} \times 0.7$				
$V_{IL}$	DC-coupled low-level ing	nput voltage SIG <sub>IN</sub> ,			-	3 to 3.6			$V_{CC} \times 0.3$	V	
- 112			COMPIN			4.5 to 5.5			$V_{CC} \times 0.3$		
	High-level	PCP <sub>OUT</sub> ,	CMOS	V <sub>IL</sub> or V <sub>IH</sub>	-0.05	3 to 5.5	V <sub>CC</sub> - 0.1				
$V_{OH}$	output voltage	PCN <sub>OUT</sub>			-6	3 to 3.6	2.48			V	
			TTL		-12	4.5 to 5.5	3.8				
	Low-level	PCP <sub>OUT</sub> ,	CMOS		0.02	3 to 3.6			0.1		
$V_{OL}$	output voltage	PCN <sub>OUT</sub> ,		$V_{IL}$ or $V_{IH}$		4.5 to 5.5			0.1	V	
			TTL		4	4.5 to 5.5			0.4		
I <sub>I</sub>	Input leakage current		SIG <sub>IN</sub> ,	V <sub>CC</sub> or GND	-	3 to 3.6			±11	μА	
-1		COMP <sub>IN</sub>			4.5 to 5.5			±29	ļ		
l <sub>OZ</sub>	3-state off-state current		PC2 <sub>OUT</sub>	V <sub>IL</sub> or V <sub>IH</sub>		3 to 5.5			±5	μΑ	
R <sub>I</sub>	Input resistance		SIG <sub>IN</sub> ,	V <sub>I</sub> at self-bias		3		800		kΩ	
	dulator		COMP <sub>IN</sub>	point, V <sub>I</sub> =	0.5 V	4.5		250			
Domounatur				$R_S > 300 kΩ$ , Leakage		3 to 3.6	50		300		
$R_S$	Resistor range			current can i	nfluence	4.5 to 5.5	50		300	kΩ	
				V <sub>DEMOU</sub>			3 to 3.6		±30		
$V_{OFF}$	Offset voltage VCO <sub>IN</sub> to	$V_{DEM}$		$V_I = V_{VCOIN} = V_{CC/2},$ Values taken over R <sub>S</sub>		4.5 to 5.5		±20		mV	
I <sub>CC</sub>	Quiescent device current		Pins 3, 5, and Pin 9 at GND, and 14 to be	14 at V <sub>CC</sub> , I <sub>I</sub> at pins 3	5.5		±2U	50	μА		

<sup>(1)</sup> The value for R1 and R2 in parallel should exceed 2.7 k $\Omega$ . (2) The maximum operating voltage can be as high as  $V_{CC} - 0.9 \text{ V}$ ; however, this may result in an increased offset voltage.

# SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO






## **Switching Specifications**

 $C_L = 50 \text{ pF}, \text{ Input } t_r, t_f = 6 \text{ ns}$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	MIN TYP	MAX	UNIT	
Phase Comp	parator		,				
t t	Propagation delay	SIG <sub>IN</sub> , COMP <sub>IN</sub> to		3 to 3.6		135	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	1 Topagation delay	PC1 <sub>OUT</sub>		4.5 to 5.5		50	113
t t	Propagation delay	SIGIN, COMP <sub>IN</sub> to		3 to 3.6		300	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Tropagation delay	PCP <sub>OUT</sub>		4.5 to 5.5		60	113
<b></b>	Propagation delay	SIG <sub>IN</sub> , COMP <sub>IN</sub> to		3 to 3.6		200	ne
t <sub>PLH</sub> , t <sub>PHL</sub>	Fropagation delay	PC3 <sub>OUT</sub>		4.5 to 5.5		50	ns
	Output transition time			3 to 3.6		75	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Output transition time			4.5 to 5.5		15	115
	3-state output enable time	SIG <sub>IN</sub> , COMP <sub>IN</sub> to		3 to 3.6		270	no
t <sub>PZH</sub> , t <sub>PZL</sub>	5-State output enable time	PC2 <sub>OUT</sub>		4.5 to 5.5		54	ns
	2 atata autout diaable time	SIG <sub>IN</sub> , COMP <sub>IN</sub> to		3 to 3.6		320	20
t <sub>PHZ</sub> , t <sub>PLZ</sub>	3-state output disable time	PC2OUT		4.5 to 5.5		65	ns
	AO annuladian dan antificia	(P-P) at SIG <sub>IN</sub> or	V	3 to 3.6	11		m)/
	AC-coupled input sensitivity	COMP <sub>IN</sub>	$V_{I(P-P)}$	4.5 to 5.5	15		mV
VCO							
			$V_{I} = VCO_{IN} = 1/2 V_{CC},$	3 to 3.6	0.11		
$\Delta f/\Delta T$	Frequency stability with tempe	$R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$ $C_1 = 100 \text{ pF}$	4.5 to 5.5	0.11		%/°C	
					24		
		$R_1 = 3.5 \text{ k}\Omega,$ $R_2 = \infty$ $C_1 = 0 \text{ pF},$ $R_1 = 9.1 \text{ k}\Omega,$	4.5 to 5.5	24		MHz	
$f_{MAX}$	Maximum frequency		3 to 3.6	38			
			R2 = ∞	4.5 to 5.5	38		
			$C_1 = 40 \text{ pF},$	3 to 3.6	7 10		
	Center frequency (duty 50%)		$R_1 = 3 \text{ k}\Omega,$ $R_2 = \infty,$ $VCO_{IN} = V_{CC}/2$	4.5 to 5.5	12 17		MHz
			$C_1 = 100 \text{ pF},$	3 to 3.6	0.4		
ΔfVCO	Frequency linearity		$R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty$	4.5 to 5.5	0.4		%
	Office the sure services		$C_1 = 1 \text{ nF},$	3 to 3.6	400		1-1-1-
Offset frequency			$R_2 = 220 \text{ k}\Omega$	4.5 to 5.5	400		kHz
Demodulato	r						
			$C_1 = 100 \text{ pF},$	3	8		
$V_{\text{OUT}}$ vs $f_{\text{IN}}$			$C_2 = 100 \text{ pF},$ $R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$ $R_3 = 100 \text{ k}\Omega$	4.5	330		mV/kHz



#### **APPLICATION INFORMATION**






Figure 3. Typical Waveforms for PLL Using Phase Comparator 1, Loop Locked at fo





Figure 5. Phase Comparator 3:  $V_{DEMOUT} = V_{PC3OUT} = (V_{CC}/2\pi) \text{ (SIG}_{IN} - COMP_{IN}); \\ DEMOUT = (SIG_{IN} - COMP_{IN})$ 



0°

**DEMOUT** 

360°

-360°




Figure 4. Typical Waveforms for PLL Using Phase Comparator 2, Loop Locked at fo





Figure 6. Typical Waveforms for PLL Using Phase Comparator 3, Loop Locked at fo



## **APPLICATION INFORMATION (continued)**






Figure 7. Input-to-Output Propagation Delays and Output Transition Times

Figure 8. 3-State Enable and Disable Times for PC2<sub>OUT</sub>

# $C_{PD}^{(1)}$

CHIP SECTION	C <sub>PD</sub>	UNIT
Comparator 1	120	~F
VCO	120	pF

 $\begin{array}{lll} \text{(1)} & \text{R1 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R2 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R1 + R2 parallel value} > 2.7 \text{ k}\Omega \\ & \text{C1 > 40 pF} \end{array}$ 





i.com 13-Feb-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV4046AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.




## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated