


### SP3223EB/3243EB

### Intelligent +3.0V to +5.5V RS-232 Transceivers

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA-232 and adheres to EIA/TIA-562 down to a +2.7V power source
- AUTO ON-LINE® circuitry automatically wakes up from a 1µA shutdown
- Minimum 250kbps data rate under load
- Regulated Charge Pump Yields Stable RS-232 Outputs Regardless of V<sub>cc</sub> Variations
- Enhanced ESD Specifications:
  - ±15kV Human Body Model
  - +15kV IEC1000-4-2 Air Discharge
  - ±8kV IEC1000-4-2 Contact Discharge



Now Available in Lead Free Packaging

#### DESCRIPTION

The SP3223EB and SP3243EB products are RS-232 transceiver solutions intended for portable or hand-held applications such as notebook and palmtop computers. The SP3223EB and SP3243EB use an internal high-efficiency, charge-pump power supply that requires only  $0.1\mu F$  capacitors in 3.3V operation. This charge pump and Sipex's driver architecture allow the SP3223EB/3243EB series to deliver compliant RS-232 performance from a single power supply ranging from +3.0V to +5.5V. The SP3223EB is a 2-driver/2-receiver device, and the SP3243EB is a 3-driver/5-receiver device ideal for laptop/notebook computer and PDA applications. The SP3243EB includes one complementary receiver that remains alert to monitor an external device's Ring Indicate signal while the device is shutdown.

The AUTO ON-LINE® feature allows the device to automatically "wake-up" during a shutdown state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise, the device automatically shuts itself down drawing less than  $1\mu A$ .

#### SELECTION TABLE

Device	Power Supplies	RS-232 Drivers	RS-232 Receivers	External Components	AUTO ON-LINE® Circuitry	TTL 3-State	No. of Pins
SP3223EB	+3.0V to +5.5V	2	2	4 capacitors	YES	YES	20
SP3243EB	+3.0V to +5.5V	3	5	4 capacitors	YES	YES	28

Applicable U.S. Patents - 5,306,954; and other patents pending.

#### ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device

Short-Circuit Duration  TxOUT	
28-pin PDIP (derate 16.0mW/°C above+70°C)	300mW
(derate 9.25mW/°C above +70°C)	750mW
(derate 11.1mW/°C above +70°C)	900mW
(derate 12.7mW/°C above +70°C) 1 28-pin SSOP	000mW
(derate 11.2mW/°C above +70°C) 28-pin TSSOP	900mW
(derate 11.1mW/°C above +70°C)	900mW

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

#### ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for  $V_{CC}$  = +3.0V to +5.5V with  $T_{AMB}$  =  $T_{MIN}$  to  $T_{MAX}$ , C1 - 4 = 0.1 $\mu$ F. Typical values apply at  $V_{CC}$  = +3.3V or +5.0V and  $T_{AMB}$  = 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS		
DC CHARACTERISTICS							
Supply Current, AUTO ON-LINE®		1.0	10	μА	All RxIN open, $\overline{\text{ONLINE}} = \text{GND}$ , $\overline{\text{SHUTDOWN}} = \text{V}_{\text{CC}}$ , $\text{TxIN} = \text{V}_{\text{CC}}$ or $\text{GND}$ , $\text{V}_{\text{CC}} = +3.3\text{V}$ , $\text{T}_{\text{AMB}} = +25^{\circ}\text{C}$		
Supply Current, Shutdown		1.0	10	μΑ	$\label{eq:shutdown} \begin{array}{l} \overline{\text{SHUTDOWN}} = \text{GND,} \\ V_{\text{CC}} = +3.3\text{V,} \ T_{\text{AMB}} = +25^{\circ}\text{C,} \\ T\text{XIN} = V_{\text{CC}} \ \text{or} \ \text{GND} \end{array}$		
Supply Current, AUTO ON-LINE® Disabled		0.3	1.0	mA			
LOGIC INPUTS AND RECEIV	ER OUTPU	TS					
Input Logic Threshold LOW HIGH	GND 2.4		0.8 VCC	<b>&gt;</b> >	V <sub>CC</sub> = +3.3V or +5.0V, TxIN, <u>EN</u> (SP3223EB), <u>ONLINE</u> , <u>SHUTDOWN</u>		
Input Leakage Current SHUTDOWN,		±0.01	±1.0	μΑ	TxIN, $\overline{\text{EN}}$ (SP3223EB), $\overline{\text{ONLINE}}$ , $T_{\text{AMB}} = +25^{\circ}\text{C}$ , $V_{\text{IN}} = 0\text{V}$ to $V_{\text{CC}}$		
Output Leakage Current		±0.05	±10	μΑ	Receivers disabled, $V_{OUT} = 0V$ to $V_{CC}$		
Output Voltage LOW			0.4	V	I <sub>OUT</sub> = 1.6mA		
Output Voltage HIGH	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V	I <sub>OUT</sub> = -1.0mA		
DRIVER OUTPUTS							
Output Voltage Swing	±5.0	±5.4		V	All driver outputs loaded with $3K\Omega$ to GND, $T_{AMB} = +25^{\circ}C$		
Output Resistance	300			Ω	$V_{CC} = V + = V - = 0V, V_{OUT} = \pm 2V$		
Output Short-Circuit Current		±35	±60	mA	V <sub>OUT</sub> = 0V		
Output Leakage Current			±25	μА	$V_{CC} = 0V$ or 3.0V to 5.5V, $V_{OUT} = \pm 12V$ , Drivers disabled		

Unless otherwise noted, the following specifications apply for  $V_{CC} = +3.0 \text{V}$  to +5.5 V with  $T_{AMB} = T_{MIN}$  to  $T_{MAX}$ ,  $C1 - 4 = 0.1 \mu F$ . Typical values apply at  $V_{CC} = +3.3 \text{V}$  or +5.0 V and  $T_{AMB} = 25 ^{\circ} \text{C}$ .

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER INPUTS					
Input Voltage Range	-25		25	V	
Input Threshold LOW	0.6	1.2		V	V <sub>CC</sub> = 3.3V
Input Threshold LOW	0.8	1.5		V	V <sub>CC</sub> = 5.0V
Input Threshold HIGH		1.5	2.4	V	V <sub>CC</sub> = 3.3V
Input Threshold HIGH		1.8	2.4	V	V <sub>CC</sub> = 5.0V
Input Hysteresis		0.3		V	
Input Resistance	3	5	7	kΩ	
AUTO ON-LINE® CIRCUITRY O	CHARACTE	RISTICS	(ONLINE	= GND	, SHUTDOWN = V <sub>CC</sub> )
STATUS Output Voltage LOW			0.4	V	I <sub>OUT</sub> = 1.6mA
STATUS Output Voltage HIGH	V <sub>CC</sub> - 0.6			V	I <sub>OUT</sub> = -1.0mA
Receiver Threshold to Drivers Enabled (tonLine)		200		μs	Figure 20
Receiver Positive or Negative Threshold to STATUS HIGH (tstsh)		0.5		μS	Figure 20
Receiver Positive or Negative Threshold to STATUS LOW (tstsl)		20		μS	Figure 20
TIMING CHARACTERISTICS					
Maximum Data Rate	250			kbps	$R_L = 3K\Omega$ , $C_L = 1000pF$ , one driver active
Receiver Propagation Delay t <sub>PHL</sub> t <sub>PLH</sub>		0.15 0.15		μS	Receiver input to Receiver output, $C_L = 150pF$
Receiver Output Enable Time		200		ns	Normal operation
Receiver Output Disable Time		200		ns	Normal operation
Driver Skew		100		ns	I t <sub>PHL</sub> - t <sub>PLH</sub> I, T <sub>AMB</sub> = 25°C
Receiver Skew		50		ns	l t <sub>PHL</sub> - t <sub>PLH</sub> l
Transition-Region Slew Rate			30	V/µs	$V_{CC}$ = 3.3V, $R_L$ = 3KΩ, $T_{AMB}$ = 25°C, measurements taken from -3.0V to +3.0V or +3.0V to -3.0V

#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for  $V_{CC}$  = +3.3V, 250kbps data rate, all drivers loaded with 3K $\Omega$ , 0.1 $\mu$ F charge pump capacitors, and  $T_{AMB}$  = +25 $^{\circ}$ C.




Figure 1. Transmitter Output Voltage VS. Load Capacitance for the SP3223EB




Figure 2. Slew Rate VS. Load Capacitance for the SP3223EB




Figure 3. Supply Current VS. Load Capacitance when Transmitting Data for the SP3223EB




Figure 4. Supply Current VS. Supply Voltage for the SP3243EB




Figure 5. Transmitter Output Voltage VS. Supply Voltage for the SP3243EB




Figure 6. Transmitter Output Voltage VS. Load Capacitance for the SP3243EB

#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for  $V_{CC}$  = +3.3V, 250kbps data rate, all drivers loaded with 3K $\Omega$ , 0.1 $\mu$ F charge pump capacitors, and  $T_{AMB}$  = +25 $^{\circ}$ C.




Figure 7. Slew Rate VS. Load Capacitance for the SP3243EB




Figure 8. Supply Current VS. Load Capacitance when Transmitting Data for the SP3243EB




Figure 9. Supply Current VS. Supply Voltage for the SP3243EB





Figure 10. Transmitter Output Voltage VS. Supply Voltage for the SP3243EB

		PIN NUMBER			
NAME	FUNCTION	SP3223EB	SP3243EB SOIC, SSOP, TSSOP	SP3243EBCR QFN	
EN	Receiver Enable. Apply logic LOW for normal operation. Apply logic HIGH to disable the receiver outputs (high-Z state).	1	-	-	
C1+	Positive terminal of the voltage doubler charge-pump capacitor.	2	28	28	
V+	Regulated +5.5V output generated by the charge pump.	3	27	26	
C1-	Negative terminal of the voltage doubler charge-pump capacitor.	4	24	22	
C2+	Positive terminal of the inverting charge-pump capacitor.	5	1	29	
C2-	Negative terminal of the inverting charge-pump capacitor.	6	2	31	
V-	Regulated -5.5V output generated by the charge pump.	7	3	32	
R₁IN	RS-232 receiver input.	16	4	2	
R <sub>2</sub> IN	RS-232 receiver input.	9	5	3	
R <sub>3</sub> IN	RS-232 receiver input.	-	6	4	
R <sub>4</sub> IN	RS-232 receiver input.	-	7	5	
R₅IN	RS-232 receiver input.	-	8	6	
R₁OUT	TTL/CMOS receiver output.	15	19	17	
R <sub>2</sub> OUT	TTL/CMOS receiver output.	10	18	16	
R <sub>2</sub> OUT	Non-inverting receiver-2 output, active in shutdown.	-	20	18	
R₃OUT	TTL/CMOS receiver output.	-	17	15	
R₄OUT	TTL/CMOS receiver output.	-	16	14	
R₅OUT	TTL/CMOS receiver output.	-	15	13	
STATUS	TTL/CMOS Output indicating online and shutdown status.	11	21	19	
T,IN	TTL/CMOS driver input.	13	14	12	
T <sub>2</sub> IN	TTL/CMOS driver input.	12	13	11	
T <sub>3</sub> IN	TTL/CMOS driver input.	-	12	10	
ONLINE	Apply logic HIGH to override Auto-Online circuitry keeping drivers active (SHUTDOWN must also be logic HIGH, refer to Table 2).	14	23	21	
T₁OUT	RS-232 driver output.	17	9	7	
T <sub>2</sub> OUT	RS-232 driver output.	8	10	8	
T <sub>3</sub> OUT	RS-232 driver output.	-	11	9	
GND	Ground.	18	25	23	
V <sub>cc</sub>	+3.0V to +5.5V supply voltage.	19	26	25	
SHUTDOWN	Apply logic LOW to shut down drivers and charge pump. This overrides all AUTO ON-LINE® circuitry and ONLINE (refer to Table 2).	20	22	20	
NC	No Connection	-	-	1,24,27,30	

Table 1. Device Pin Description



C2+ 1 28 C1+ C2-V+ 26 Vcc 25 GND R₁IN 24 C1- $R_2IN$ SP3243EB R<sub>3</sub>IN 23 ONLINE 22 SHUTDOWN  $R_4IN$  $R_5IN$  8 21 STATUS 20 R<sub>2</sub>OUT T<sub>1</sub>OUT  $T_2OUT$  10 19 R<sub>1</sub>OUT 18 R<sub>2</sub>OUT T<sub>3</sub>OUT 11  $T_3IN 12$ 17  $R_3OUT$ 16 R<sub>4</sub>OUT  $T_2IN$  13 T<sub>1</sub>IN |14 15 R<sub>5</sub>OUT

Figure 11. SP3223EB Pinout Configuration

Figure 12. SP3243EB Pinout Configuration




Figure 13. SP3243EB QFN (QFN) Pinout Configuration




Figure 14. SP3223EB Typical Operating Circuit




Figure 15. SP3243EB Typical Operating Circuit

#### DESCRIPTION

The SP3223EB and SP3243EB transceivers meet the EIA/TIA-232 and ITU-T V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. The SP3223EB and SP3243EB devices feature Sipex's proprietary and patented (U.S.-5,306,954) on-board charge pump circuitry that generates ±5.5V RS-232 voltage levels from a single +3.0V to +5.5V power supply. The SP3223EB and SP3243EB devices can operate at a data rate of 250kbps fully loaded.

The SP3223EB is a 2-driver/2-receiver device, and the SP3243EB is a 3-driver/5-receiver device ideal for portable or hand-held applications. The SP3243EB includes one complementary always-active receiver that can monitor an external device (such as a modem) in shutdown. This aids in protecting the UART or serial controller IC by preventing forward biasing of the protection diodes where  $V_{CC}$  may be disconnected.




Figure 16. Interface Circuitry Controlled by Microprocessor Supervisory Circuit

The SP3223EB and SP3243EB series is an ideal choice for power sensitive designs. The SP3223EB and SP3243EB devices feature AUTO ON-LINE® circuitry which reduces the power supply drain to a 1µA supply current. In many portable or hand-held applications, an RS-232 cable can be disconnected or a connected peripheral can be turned off. Under these conditions, the internal charge pump and the drivers will be shut down. Otherwise, the system automatically comes online. This feature allows design engineers to address power saving concerns without major design changes.

#### THEORY OF OPERATION

The SP3223EB and SP3243EB series is made up of four basic circuit blocks:

- 1. Drivers.
- 2. Receivers,
- 3. the Sipex proprietary charge pump, and
- 4. AUTO ON-LINE® circuitry.

#### **Drivers**

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to 5.0V EIA/ TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is  $\pm 5.4$ V with no load and  $\pm 5$ V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. These drivers comply with the EIA-TIA-232F and all previous RS-232 versions. Unused driver inputs should be connected to GND or  $V_{CC}$ .

The drivers can guarantee a data rate of 250kbps fully loaded with  $3k\Omega$  in parallel with 1000pF, ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver output is internally limited to a maximum of 30V/µs in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

DEVICE: SP3223EB							
SHUTDOWN	ĒΝ	T <sub>X</sub> OUT	R <sub>X</sub> OUT				
0	0	High Z	Active				
0	1	High Z	High Z				
1	0	Active	Active				
1	1	Active	High Z				
DEVICE: SP3243EB							
SHUTDOWN	T <sub>X</sub> OUT	R <sub>X</sub> OUT	R <sub>2</sub> OUT				
0	High Z	High Z	Active				
1	Active	Active	Active				

Table 2.  $\overline{SHUTDOWN}$  and  $\overline{EN}$  Truth Tables Note: In  $\underline{AUTO\ ON\text{-}LINE}^{\otimes}$  Mode where  $\overline{ONLINE} = GND$  and  $\overline{SHUTDOWN} = V_{CC}$  the device will shut down if there is no activity present at the Receiver inputs.

The SP3223EB and SP3243EB drivers can maintain high data rates up to 250kbps fully loaded. *Figure 17*. shows a loopback test circuit used to test the SP3243EB RS-232 Drivers. *Figure 18* shows the test results of the loopback circuit with all three drivers active at 120kbps with typical RS-232 loads in parallel with 1000pF capacitors. *Figure 19* shows the test results where one driver




Figure 18. Loopback Test Circuit All Drivers at 120kbps




Figure 17. Loopback Test Circuit for RS-232 Driver Data Transmission Rates

was active at 250kbps and all three drivers loaded with an RS-232 receiver in parallel with a 1000pF capacitor. A solid RS-232 data transmission rate of 250kbps provides compatibility with many designs in personal computer peripherals and LAN applications.

#### Receivers

The receivers convert ±5.0V EIA/TIA-232 levels to TTL or CMOS logic output levels. All receivers have an inverting output that can be disabled by using the EN pin.




Figure 19. Loopback Test Circuit One Driver at 250kbps

Receivers are active when the AUTO ON-LINE® circuitry is enabled or when in shutdown. During the shutdown, the receivers will continue to be active. If there is no activity present at the receivers for a period longer than 100µs or when SHUTDOWN is enabled, the device goes into a standby mode where the circuit draws 1µA. Driving EN to a logic HIGH forces the outputs of the receivers into high-impedance. The truth table logic of the SP3223EB and SP3243EB driver and receiver outputs can be found in Table 2.

The SP3243EB includes an additional non-inverting receiver with an output R<sub>2</sub>OUT. R<sub>2</sub>OUT is an extra output that remains active and monitors activity while the other receiver outputs are forced into high impedance. This allows Ring Indicator (RI) from a peripheral to be monitored without forward biasing the TTL/CMOS inputs of the other devices connected to the receiver outputs.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal  $5\text{K}\Omega$  pulldown resistor to ground will commit the output of the receiver to a HIGH state.

#### Charge Pump

The charge pump is a **Sipex**–patented design (U.S. 5,306,954) and uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages 5.5V regardless of the input voltage (V<sub>CC</sub>) over the +3.0V to +5.5V range. This is important to maintain compliant RS-232 levels regardless of power supply fluctuations.

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

—  $V_{SS}$  charge storage — During this phase of the clock cycle, the positive side of capacitors  $C_1$  and  $C_2$  are initially charged to  $V_{CC}$ .  $C_1$ + is then switched to GND and the charge in  $C_1$ - is transferred to  $C_2$ -. Since  $C_2$ + is connected to  $V_{CC}$ , the voltage potential across capacitor  $C_2$  is now 2 times  $V_{CC}$ .

#### Phase 2

—  $V_{SS}$  transfer — Phase two of the clock connects the negative terminal of  $C_2$  to the  $V_{SS}$  storage capacitor and the positive terminal of  $C_2$  to GND. This transfers a negative generated voltage to  $C_3$ . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to  $C_3$ , the positive side of capacitor  $C_1$  is switched to  $V_{CC}$  and the negative side is connected to GND.

#### Phase 3

—  $V_{DD}$  charge storage — The third phase of the clock is identical to the first phase — the charge transferred in  $C_1$  produces  $-V_{CC}$  in the negative terminal of  $C_1$ , which is applied to the negative side of capacitor  $C_2$ . Since  $C_2$ + is at  $V_{CC}$ , the voltage potential across  $C_2$  is 2 times  $V_{CC}$ .

#### Phase 4

—  $V_{DD}$  transfer — The fourth phase of the clock connects the negative terminal of  $C_2$  to GND, and transfers this positive generated voltage across  $C_2$  to  $C_4$ , the  $V_{DD}$  storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to  $C_4$ , the positive side of capacitor  $C_1$  is switched to  $V_{CC}$  and the negative side is connected to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V+ and V- are separately generated from  $V_{CC}$ , in a no–load condition V+ and V- will be symmetrical. Older charge pump approaches that generate V- from V+ will show a decrease in the magnitude of V- compared to V+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250 kHz. The external capacitors can be as low as  $0.1 \mu F$  with a 16V breakdown voltage rating.




Figure 20. AUTO ON-LINE® Timing Waveforms




Figure 21. Charge Pump — Phase 1




Figure 22. Charge Pump — Phase 2




Figure 23. Charge Pump Waveforms




Figure 24. Charge Pump — Phase 3




Figure 25. Charge Pump — Phase 4




Figure 26. SP3243EB Driver Output Voltages vs. Load Current per Transmitter




Figure 27. Circuit for the connectivity of the SP3243EB with a DB-9 connector

RS - 232 SIGNAL AT RECEIVER INPUT	SHUTDOWN INPUT	ONLINE INPUT	STATUS OUTPUT	TRANCEIVER STATUS
YES	HIGH	LOW	HIGH	Normal Operation (AUTO ON-LINE®)
NO	HIGH	HIGH	LOW	Normal Operation
NO	HIGH	LOW	LOW	Sutdown (AUTO ON-LINE® )
YES	LOW	HIGH/LOW	HIGH	Shutdown
NO	LOW	HIGH/LOW	LOW	Shutdown

Table 3. AUTO ON-LINE® Logic




Figure 28. Stage I of AUTO ON-LINE® Circuitry




Figure 29. Stage II of AUTO ON-LINE® Circuitry

### **AUTO ON-LINE® Circuitry**

The SP3223EB and SP3243EB devices have a patent pending AUTO ON-LINE® circuitry on board that saves power in applications such as laptop computers, palmtop (PDA) computers, and other portable systems.

The SP3223EB and SP3243EB devices incorporate an AUTO ON-LINE® circuit that automatically enables itself when the external transmitters are enabled and the cable is connected. Conversely, the AUTO ON-LINE® circuit also disables most of the internal circuitry when the device is not being used and goes into a standby mode where the device typically draws 1µA. This function can also be externally controlled by the ONLINE pin. When this pin is tied to a logic LOW, the AUTO ON-LINE® function is active. Once active, the device is enabled until there is no activity on the receiver inputs. The receiver input typically sees at least ±3V, which are generated from the transmitters at the other end of the cable with a ±5V minimum. When the external transmitters are disabled or the cable is disconnected, the receiver inputs will be pulled down by their internal  $5k\Omega$  resistors to ground. When this occurs over a period of time, the internal transmitters will be disabled and the device goes into a shutdown or standby mode. When ONLINE is HIGH, the AUTO ON-LINE® mode is disabled.

The AUTO ON-LINE® circuit has two stages:

- 1) Inactive Detection
- 2) Accumulated Delay

The first stage, shown in *Figure 28*, detects an inactive input. A logic HIGH is asserted on  $R_XINACT$  if the cable is disconnected or the external transmitters are disabled. Otherwise,  $R_XINACT$  will be at a logic LOW. This circuit is duplicated for each of the other receivers.

The second stage of the AUTO ON-LINE® circuitry, shown in *Figure 29*, processes all the

receiver's  $R_X$ INACT signals with an accumulated delay that disables the device to a  $1\mu A$  supply current.

The STATUS pin goes to a logic LOW when the cable is disconnected, the external transmitters are disabled, or the SHUTDOWN pin is invoked. The typical accumulated delay is around 20us.

When the SP3223EB and SP3243EB drivers or internal charge pump are disabled, the supply current is reduced to 1µA. This can commonly occur in hand-held or portable applications where the RS-232 cable is disconnected or the RS-232 drivers of the connected peripheral are turned off.

The AUTO ON-LINE® mode can be disabled by the SHUTDOWN pin. If this pin is a logic LOW, the AUTO ON-LINE® function will not operate regardless of the logic state of the ONLINE pin. Table 3 summarizes the logic of the AUTO ON-LINE® operating modes. The truth table logic of the SP3223EB and SP3243EB driver and receiver outputs can be found in Table 2.

The STATUS pin outputs a logic LOW signal if the device is shutdown. This pin goes to a logic HIGH when the external transmitters are enabled and the cable is connected.

When the SP3223EB and SP3243EB devices are shut down, the charge pumps are turned off. V+ charge pump output decays to  $V_{CC}$ , the V- output decays to GND. The decay time will depend on the size of capacitors used for the charge pump. Once in shutdown, the time required to exit the shut down state and have valid V+ and V- levels is typically 200 $\mu$ s.

For easy programming, the STATUS can be used to indicate DTR or a Ring Indicator signal. Tying ONLINE and SHUTDOWN together will bypass the AUTO ON-LINE® circuitry so this connection acts like a shutdown input pin.

#### **ESD TOLERANCE**

The SP3223EB/3243EB series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ±15kV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electrostatic energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 30*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during

normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 31*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.




Figure 30. ESD Test Circuit for Human Body Model




Figure 31. ESD Test Circuit for IEC1000-4-2

The circuit model in *Figures 29* and *30* represent the typical ESD testing circuit used for all three methods. The  $C_S$  is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through  $R_S$ , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.

For the Human Body Model, the current limiting resistor ( $R_S$ ) and the source capacitor ( $C_S$ ) are 1.5k $\Omega$  an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor ( $R_S$ ) and the source capacitor ( $C_S$ ) are 330 $\Omega$  an 150pF, respectively.

The higher  $C_S$  value and lower  $R_S$  value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.






Figure 32. ESD Test Waveform for IEC1000-4-2

DEVICE PIN TESTED	HUMAN BODY MODEL	Air Discharge	IEC1000-4-2 Direct Contact	Level
Driver Outputs	±15kV	±15kV	±8kV	4
Receiver Inputs	±15kV	±15kV	±8kV	4

Table 4. Transceiver ESD Tolerance Levels


# PACKAGE: PLASTIC DUAL-IN-LINE (NARROW)






DIMENSIONS (Inches) Minimum/Maximum (mm)	16-PIN	20-PIN	28-PIN
A2	0.115/0.195	0.115/0.195	0.115/0.195
	(2.921/4.953)	(2.921/4.953)	(2.921/4.953)
В	0.014/0.022	0.014/0.022	0.014/0.022
	(0.356/0.559)	(0.356/0.559)	(0.356/0.559)
B1	0.045/0.070	0.045/0.070	0.045/0.070
	(1.143/1.778)	(1.143/1.778)	(1.143/1.778)
С	0.008/0.014	0.008/0.014	0.008/0.014
	(0.203/0.356)	(0.203/0.356)	(0.203/0.356)
D	0.780/0.800	0.980/1.060	1.385/1.454
	(19.812/20.320)	(24.892/26.924)	(35.17/36.90)
E	0.300/0.325	0.300/0.325	0.300/0.325
	(7.620/8.255)	(7.620/8.255)	(7.620/8.255)
E1	0.240/0.280	0.240/0.280	0.240/0.280
	(6.096/7.112)	(6.096/7.112)	(6.096/7.112)
L	0.115/0.150	0.115/0.150	0.115/0.150
	(2.921/3.810)	(2.921/3.810)	(2.921/3.810)
Ø	0°/ 15°	0°/ 15°	0°/ 15°
	(0°/15°)	(0°/15°)	(0°/15°)

# PACKAGE: PLASTIC SHRINK SMALL OUTLINE (SSOP)









DIMENSIONS (Inches) Minimum/Maximum (mm)	16-PIN	20-PIN	24-PIN	28-PIN
Α	0.068/0.078	0.068/0.078	0.068/0.078	0.068/0.078
	(1.73/1.99)	(1.73/1.99)	(1.73/1.99)	(1.73/1.99)
A1	0.002/0.008	0.002/0.008	0.002/0.008	0.002/0.008
	(0.05/0.21)	(0.05/0.21)	(0.05/0.21)	(0.05/0.21)
В	0.010/0.015	0.010/0.015	0.010/0.015	0.010/0.015
	(0.25/0.38)	(0.25/0.38)	(0.25/0.38)	(0.25/0.38)
D	0.239/0.249	0.278/0.289	0.317/0.328	0.397/0.407
	(6.07/6.33)	(7.07/7.33)	(8.07/8.33)	(10.07/10.33)
E	0.205/0.212	0.205/0.212	0.205/0.212	0.205/0.212
	(5.20/5.38)	(5.20/5.38)	(5.20/5.38)	(5.20/5.38)
е	0.0256 BSC	0.0256 BSC	0.0256 BSC	0.0256 BSC
	(0.65 BSC)	(0.65 BSC)	(0.65 BSC)	(0.65 BSC)
Н	0.301/0.311	0.301/0.311	0.301/0.311	0.301/0.311
	(7.65/7.90)	(7.65/7.90)	(7.65/7.90)	(7.65/7.90)
L	0.022/0.037	0.022/0.037	0.022/0.037	0.022/0.037
	(0.55/0.95)	(0.55/0.95)	(0.55/0.95)	(0.55/0.95)
Ø	0°/8°	0°/8°	0°/8°	0°/8°
	(0°/8°)	(0°/8°)	(0°/8°)	(0°/8°)

# PACKAGE: PLASTIC SMALL OUTLINE (SOIC) (WIDE)









DIMENSIONS (Inches) Minimum/Maximum (mm)	28-PIN
A	0.090/0.104 (2.29/2.649)
A1	0.004/0.012 (0.102/0.300)
В	0.013/0.020 (0.330/0.508)
D	0.697/0.713 (17.70/18.09)
E	0.291/0.299 (7.402/7.600)
е	0.050 BSC (1.270 BSC)
Н	0.394/0.419 (10.00/10.64)
L	0.016/0.050 (0.406/1.270)
Ø	0°/8° (0°/8°)


# PACKAGE: PLASTIC THIN SMALL OUTLINE (TSSOP)

DIMENSIONS in inches (mm) Minimum/Maximum				
Symbol	20 Lead	28 Lead		
D	0.252/0.260	0.378/0.386		
	(6.40/6.60)	(9.60/9.80)		
е	0.026 BSC	0.026 BSC		
	(0.65 BSC)	(0.65 BSC)		





32 PIN QFN JEDECMO220 (VHHD-4)	Dimensions in (mm)		
,	MIN	NOM	MAX
Α	0.80	0.90	1.00
A1	0	0.02	0.05
A2	0	0.65	1.00
A3	0.20 REF		
D	5.00 BSC		
E	5.00 BSC		
е	0.50 BSC		
b	0.18	0.25	0.30
Ø	0º	-	14º
D2	3.50	3.65	3.80
E2	3.50	3.65	3.80
L,	0.35	0.40	0.45
K	0.20	-	-
N	32		
ND	8		
NE	8		



32 PIN QFN

### ORDERING INFORMATION

Part Number	Temperature Range	Package Types
SP3223EBCP	Temperature Range 0°C to +70°C	20-pin PDIP
SP3223EBCA		20-pin SSOP
	0°C to +70°C	
	40°C to +85°C	
	40°C to +85°C	
SP3223EBEA/TR	40°C to +85°C	20-pin SSOP
SP3223EBEY	40°C to +85°C	20-pin TSSOP
SP3223EBEY/TR	40°C to +85°C	20-pin TSSOP
		·
SP3243EBCT/TR		28-pin WSOIC
SP3243EBCA		28-pin SSOP
	0°C to +70°C	
	40°C to +85°C	
	40°C to +85°C	
	40°C to +85°C	
SP3243EBEA/TR	40°C to +85°C	28-pin SSOP
SP3243EBEY	40°C to +85°C	28-pin TSSOP
SP3243EBEY/TR	40°C to +85°C	28-pin TSSOP

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3243EBCY/TR = standard; SP3243EBCY-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 1,500 for SSOP, TSSOP and WSOIC.

#### **REVISION HISTORY**

DATE	REVISION	DESCRIPTION
6/2/04	Α	Replaced QFN package with QFN.



ANALOG EXCELLENCE

**Sipex Corporation** 

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.