

ACS8522A SETS LITE

Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Description

The ACS8522A is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH Network Element. The device generates SONET or SDH Equipment Clocks (SEC) and Frame Synchronization clocks. The ACS8522A is fully compliant with the required international specifications and standards.

The device supports Free-run, Locked and Holdover modes, with mode selection controlled either automatically by an internal state machine or forced by register configuration.

The ACS8522A accepts up to four independent input SEC reference clock sources from Recovered Line Clock, PDH network, and Node Synchronization. The ACS8522A generates independent SEC and BITS clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock, both with programmable pulse width and polarity.

The ACS8522A includes a Serial Port, which can be SPI compatible, providing access to the configuration and status registers for device setup.

The ACS8522A supports IEEE 1149.1^[5] JTAG boundary scan.


The User can choose between OCXO or TCXO to define the Stratum and/or Holdover performance required.

Features

- ◆ Suitable for Stratum 3, 4E, 4 and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) applications (to Telcordia 1244-CORE^[19] Stratum 3 and GR-253^[17], and ITU-T G.813^[11] Options I and II specifications).
- Accepts four individual input reference clocks, all with robust input clock source quality monitoring.
- Simultaneously generates four output clocks, plus two Sync pulse outputs.
- ◆ Absolute Holdover accuracy better than 3 x 10⁻¹⁰ (manual), 7.5 x 10⁻¹⁴ (instantaneous); Holdover stability defined by choice of external XO.
- Programmable PLL bandwidth, for wander and jitter tracking/attenuation, 0.1 Hz to 70 Hz in 10 steps.
- Automatic hit-less source switchover on loss of input
- Serial SPI compatible interface.
- ◆ Output phase adjustment in 6 ps steps up to ±200 ns
- ◆ IEEE 1149.1^[5] JTAG Boundary Scan.
- ◆ Available in LQFP 64-pin package.
- Single 3.3 V operation.
- Lead (Pb)-free version available (ACS8522AT), RoHS and WEEE compliant.

Block Diagram

Figure 1 Block Diagram of the ACS8522A SETS LITE



ACS8522A SETS LITE



ADVANCED COMMS & SENSING

FINAL

DATASHEET

Table of Contents

Section	Page
Description	1
Block Diagram	1
Features	1
Pin Diagram	
Pin Description	5
Introduction	7
General Description	7
Overview	7
Input Reference Clock Ports	9
Locking Frequency Modes	9
Clock Quality Monitoring	10
Activity Monitoring	11
Frequency Monitoring	12
Selection of Input Reference Clock Source	12
Forced Control Selection	13
Automatic Control Selection	
Ultra Fast Switching	13
Fast External Switching Mode-SRCSW pin	13
Output Clock Phase Continuity on Source Switchover	
Modes of Operation	
Free-run Mode	14
Pre-locked Mode	
Locked Mode	14
Lost-phase Mode	14
Holdover Mode	
Pre-locked2 Mode	
DPLL Architecture and Configuration	
TO DPLL Main Features	
T4 DPLL Main Features	
TO DPLL Automatic Bandwidth Controls	
Phase Detectors	
Phase Lock/Loss Detection	
Damping Factor Programmability	
Local Oscillator Clock	
Output Wander	
Jitter and Wander Transfer	
Phase Build-out	
Input-to-Output Phase Adjustment	
Input Wander and Jitter Tolerance	
Using the DPLLs for Accurate Frequency and Phase Reporting	
MFrSync and FrSync Alignment-SYNC2K	
Output Clock Ports	
PECL/LVDS Output Port Selection	
Output Frequency Selection and Configuration	
Power-On Reset	
Serial Interface	
Register Map	
Register Organization	
Register Access	
Interrupt Enable and Clear	
Defaults	41 45
DERIGIEL DESCRIPTIONS	45

ACS8522A SETS LITE




ADVANCED COMMS & SENSING	FINAL	DATASHEET
Section		Page
Electrical Specifications		105
		105
Over-voltage Protection		105
ESD Protection		105
Latchup Protection		105
Maximum Ratings		106
Operating Conditions		106
		106
Jitter Performance		109
Input/Output Timing		111
Package Information		112
Thermal Conditions		113
Application Information		
References		
Abbreviations		
Trademark Acknowledgements		116
Revision Status/History		
Ordering Information		118
		118
Contacts		118

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8522A Pin Diagram Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems



FINAL

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	I/O	Туре	Description					
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts ±5%.					
22	VDD_DIFF	Р	-	Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts ±5%.					
27	VDDCLMP	3		Digital Supply for input over-voltage clamping to +3.3 volts. Leave floating for no clamping.					
32, 36, VDD1, VDD2, P - Supply Voltage: Digital 98, 39, VDD3, VDD4, VDD5, VDD6, VDD7		Supply Voltage: Digital supply to logic, +3.3 Volts ±5%.							
4	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±5%.					
14, 57	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs APLL2 and APLL1, +3.3 Volts ±5%.					
15, 58	AGND3, AGND4		-	Supply Ground: Analog ground for output PLLs APLL2 and APLL1.					
7, 10, 11	DGND1, DGND2, P - Supply Ground: Digital ground DGND3		Supply Ground: Digital ground for components in PLLs.						
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Supply Ground: Digital ground for logic.					
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential output pins 19 and 20.					
1, 3	AGND1, AGND2	Р	-	Supply Ground: Analog grounds.					

Note...I = Input, O = Output, P = Power, $TTL^U = TTL$ input with pull-up resistor, $TTL_D = TTL$ input with pull-down resistor.

Table 2 Internally Connected Pins

Pin Number	Symbol	1/0	Туре	Description
2, 16, 23, 24, 25, 26, 35, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6, IC7, IC8, IC9, IC10, IC11	-	-	Internally Connected: Leave to Float.

Table 3 Other Pins

Pin Number	Symbol	1/0	Туре	Description
5	INTREQ	0	TTL/CMOS	Interrupt Request: Active High/Low software Interrupt output.
6	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).
13	SRCSW	I	ΠL _D	Source Switching: Force Fast Source Switching on SEC1 and SEC2.





FINAL

DATASHEET

Table 3 Other Pins (cont...)

Pin Number	Symbol	I/0	Туре	Description
17	FrSync	0	TTL/CMOS	Output Reference: 8 kHz Frame Sync output.
18	MFrSync	0	TTL/CMOS	Output Reference: 2 kHz Multi-Frame Sync output.
19, 20	01POS, 01NEG	0	LVDS/PECL	Output Reference: Programmable, default 38.88 MHz, LVDS.
28	SYNC2K	I	TTL _D	Multi-Frame Sync 2kHz input.
29	SEC1	I	TTL _D	Input Reference: Programmable, default 8 kHz.
30	SEC2	I	TTL _D	Input Reference: Programmable, default 8 kHz.
33	SEC3	I	TTL _D	Input Reference: Programmable, default 19.44 kHz.
34	SEC4	I	TTL _D	Input Reference: Programmable, default 19.44 kHz.
37	TRST	I	ΠL _D	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 for Boundary Scan stand-by mode, still allowing correct device operation. If not used connect to GND or leave floating.
41	TMS	ı	ТТL _D	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.
42	CLKE	I	TTL _D	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.
43	SDI	ı	TTL _D	Microprocessor Interface Address: Serial Data Input.
44	CSB	I	ΠL ^U	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface.
47	SCLK	I	TTL _D	Serial Data Clock. When this pin goes High data is latched from SDI pin.
48	PORB	I	πι ^υ	Power-On Reset: Master reset. If PORB is forced Low, all internal states are reset back to default values.
49	TCK	I	TTL _D	JTAG Clock: Boundary Scan clock input.
50	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.
51	TDI	I	TTL _D	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.
52	SDO	0	TTL _D	Interface Address: SPI compatible Serial Data Output.
55	02	0	TTL/CMOS	Output Reference 2: Programmable, default 38.88 MHz.
56	03	0	TTL/CMOS	Output Reference 3: Programmable, default 19.44 MHz.
59	04	0	TTL/CMOS	Output Reference 4: Programmable, default 1.544/2.048 MHz (BITS).
64	SONSDHB	ı	ΠL _D	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34 Bit 2, and Reg. 38 Bits 5 and 6. When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.), and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.). The register states can be changed after power-up by software.



FINAL

DATASHEET

Introduction

The ACS8522A is a highly integrated, single-chip solution for the SETS function in a SONET/SDH Network Element, for the generation of SEC and Frame/MultiFrame sync pulses. Digital Phase Locked Loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In Free-run mode, the ACS8522A generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within 0.02 ppm. In Locked mode, the ACS8522A selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference. In Holdover mode, the ACS8522A generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal Holdover accuracy of 0.0012 ppb (1.2×10^{-12}). In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of ITU G.736^[7], G.742^[8], G783^[9], $G.812^{[10]}, G.813^{[11]}, G.823^{[13]}, G.824^{[14]}$ and Telcordia GR-253-CORE^[17] and GR-1244-CORE^[19].

The ACS8522A supports all three types of reference clock source: recovered line clock, PDH network synchronization timing and node synchronization. The ACS8522A generates independent TO and T4 clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

One key architectural advantage that the ACS8522A has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage

confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application; for example an TCXO for Stratum 3 applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.1 Hz to 70 Hz in 18 steps, to cover all SONET/SDH clock synchronization applications.

The ACS8522A includes a serial port, providing access to the configuration and status registers for device setup and monitoring.

General Description

Overview

The following description refers to the Block Diagram (Figure 1 on page 1).

The ACS8522A SETS device has four SEC clock inputs (SEC1 to SEC4), and generates four output clocks on outputs O1 to O4. The device offers a total of 55 possible output frequencies. There are two independent paths through the device: TO path comprising TO DPLL and TO Output and Feedback APLLs, and T4 path comprising T4 DPLL and T4 Output APLL.

The TO path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent path for internal equipment synchronization. The device supports use of either or both paths, either locked together or independent.

The four SEC inputs ports are TTL/CMOS, 3 V compatible (with clamping if required by connecting the VDDCLMP pin). Refer to the electrical characteristics section for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 100 MHz.

Common E1, DS1, OC3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.



FINAL

DATASHEET

An input reference monitor is assigned to each of the four inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. Each input reference can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The two paths (TO and T4) have independent priorities to allow completely independent operation of the two paths. Both paths operate either automatic or external source selection.

For automatic input reference selection, the TO path has a more complex state machine than the T4 path.

The TO and T4 PLL paths support the following common features:

- Automatic source selection according to input priorities and quality level
- Different quality levels (activity alarm thresholds) for each input
- Variable bandwidth, lock range and damping factor
- Direct PLL locking to common SONET/SDH input frequencies or any integer multiple of 8 kHz up to 100 MHz
- Automatic mode switching between Free-run, Locked and Holdover states
- Fast detection on input failure and entry into Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks.

There are a number of features supported by the TO path that are not supported by the T4 path, although these can also all be externally controlled by software.

The additional TO features supported are:

- Non-revertive mode
- Phase Build-out on source switch (hit-less source switching)
- I/O phase offset control

- Greater programmable bandwidth from 0.1 Hz to 70 Hz in 10 steps (T4 path programmable bandwidth in 3 steps, 18, 35 and 70 Hz)
- Noise rejection on low frequency input
- Manual Holdover frequency control
- Controllable automatic Holdover frequency filtering
- Frame Sync pulse alignment.

Either the software or an internal state machine controls the operation of the DPLL in the TO path. The state machine for the T4 path is very simple and cannot be manually/externally controlled, however the overall operation can be controlled by manual reference source selection. One additional feature of the T4 path is the ability to measure a phase difference between two inputs.

The TO path DPLL always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

Both of the DPLLs' outputs are connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies as listed in Table 12).

To synchronize the lower output frequencies when the TO PLL is locked to a high frequency reference input, an additional input is provided. The SYNC2K pin (pin 28) is used to reset the dividers that generate the 2 kHz and 8 kHz outputs such that the output 2/8 kHz clocks are lined up with the input 2 kHz. This synchronization method could allow for example, a master and a slave device to be in precise alignment.

The ACS8522A also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.



FINAL

DATASHEET

Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown. Note that SDH and SONET networks use different default frequencies; the network type is pinselectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

The input ports are fully interchangeable.

SDH and SONET networks use different default frequencies; the network type is selectable using cnfg_input_mode Reg. 34, Bit 2 ip_sonsdhb.

- For SONET, ip_sonsdhb = 1
- For SDH, ip_sonsdhb = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 22, 22, 27 and 28).

Locking Frequency Modes

There are three locking frequency modes that can be configured: Direct Lock, Lock 8k and DivN.

Direct Lock Mode

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the Lock8k bit (Bit 6) in the appropriate cnfg_ref_source_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting 8K edge polarity (Bit 2 of Reg. 03, test_register1).

Table 4 Input Reference Source Selection and Priority Table

Input Port	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC3	1000	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SEC4	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	5

Note: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

FINAL

DATASHEET

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz. The DivN function is defined as:

DivN = "Divide by N+ 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive. Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

- (a) To lock to 2.000 MHz:
 - (i) Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.

(b) To lock to 10.000 MHz:

- (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Clock Quality Monitoring

Clock quality is monitored and used to modify the priority tables. The following parameters are monitored:

- 1. Activity (toggling).
- Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).

Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator. Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected.

Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism.

The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Holdover mode. This flag can also be read as the *main_ref_failed* bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity or frequency monitor rejection alarms have



FINAL

DATASHEET

been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode ($\pm 180\,^\circ$ capture) avoiding cycle slips or glitches caused by trying to lock to an edge $360\,^\circ$ away, as would happen with traditional PLLs.

Activity Monitoring

The ACS8522A has a combined inactivity and irregularity monitor. The ACS8522A uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm. By adjusting the alarm setting threshold, the point at which the alarm is triggered can be controlled. The point at which the alarm clearing threshold.

On the alarm setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur further apart, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 3.

There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four Configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket Configuration is programmable for size, alarm set and reset thresholds, and decay rate.

Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the Accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.


Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt, if not masked. The time taken to raise this interrupt is dependent on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

FINAL

DATASHEET

Figure 3 Inactivity and Irregularity Monitoring



Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

$$[2^{(a)} x (b - c)]/8$$

where:

a = cnfg_decay_rate_n

b = cnfg_bucket_size_n

c = cnfg_lower_threshold_n

(where n = the number of the relevant Leaky Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8 - 4)] / 8 = 1.0 \text{ secs}$$

Frequency Monitoring

The ACS8522A performs input frequency monitoring to identify reference sources which have drifted outside the acceptable frequency range measured with respect either to the output clock or to the XO clock.

The sts_reference_sources out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside ± 11.43 ppm and a hard alarm is raised if the drift is outside ± 15.24 ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.

The ACS8522A DPLL has a programmable lock and capture range frequency limit up to ± 80 ppm (default is ± 9.2 ppm).

Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists all reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the Serial interface by the Network Manager. In this way, when all the defined sources are active and valid, the source with the highest programmed priority is selected but, if this source fails, the next-highest source is selected, and so on.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8522A has two modes of operation; Revertive and Non-revertive.



FINAL

DATASHEET

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the sts_sources_valid register (Reg. OE and OF) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, force_select_reference_source Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the four LSB bit value is set to all zeros or all ones (default). To force a particular input the bit value must be set as follows: 0011 forces SEC1, 0100 forces SEC2, 1000 forces SEC3 and 1001 forces SEC4. Forced selection is not the normal mode of operation, and the force_select_reference_source variable is defaulted to the all-one value on reset, thereby adopting the automatic selection of the reference source.

Automatic Control Selection

When an automatic selection is required, the force_select_reference_source register LSB four bits must be set to all zeros or all ones. The configuration registers, cnfg_ref_selection_priority (Reg. 19, 1B and 1C), hold 4-bit values which represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined

by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each reference source should be given a unique number: the valid values are 1 to 15 (dec). A value of zero disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

Ultra Fast Switching

A reference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main_ref_failed* alarm and cause a reference switch. This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The sts_interrupts register Reg. 06 Bit 6 (main_ref_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the cnfg_monitors register (los_flag_on_TDO) is set, then the state of this bit is driven onto the TDO pin of the device.

Note...The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit main_ref_failed (Reg. 06, Bit 6) to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8522A is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

Fast External Switching Mode-SRCSW pin

Fast External Switching mode allows fast switching between inputs SEC1 and SEC2 only. The mode must first be enabled before switching can take place, and then switching is controlled via the SRCSW pin.



FINAL

DATASHEET

There are two ways to enable Fast External Switching mode:

- Mode enable by register write by writing to Reg. 48 Bit 4, or
- Mode enable by hardware "initialization" by holding SRCSW High throughout reset and for at least a further 251 ms after PORB has gone High (250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable). A simple external circuit to set SCRSW high for the required period is shown in "Simplified Application Schematic" on page 114. If SCRSW pin is held Low at any time during the 251 ms initialization period, this may result in Fast External Switching mode not being enabled correctly.

Once Fast External Switching mode is enabled, then the value of the SRCSW pin directly selects either SEC1 (SRCSW High) or SEC2 (SRCSW Low). If this mode is enabled by hardware initialization, then it configures the default frequency tolerance of SEC1 and SEC2 to \pm 80 ppm (Reg. 41 and 42). Either of these registers can be subsequently reconfigured by external software, if required.

When Fast External Switching mode is enabled, the device operates as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the sts_operating register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than ± 30 ppm or (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[19] specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

Modes of Operation

The ACS8522A has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-locked, Lost-phase and Pre-locked2). These are shown in the State Transition Diagram, Figure 4.

The ACS8522A can operate in Forced or Automatic control. On reset, the ACS8522A reverts to Automatic Control, where transitions between states are controlled

completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8522A are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register <code>cnfg_nominal_frequency</code> (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8522A selects a reference source.

Pre-locked Mode

The ACS8522A will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-run mode and another reference source is selected.

Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors (See"Phase Lock/Loss Detection" on page 19) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8530 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (See"Phase Lock/Loss Detection" on page 19)



FINAL

DATASHEET

indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to Pre-locked2:
 - If a known good stand-by source is available.
- 2. Go to Holdover:
 - If no stand-by sources are available.

Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In Holdover mode, the ACS8522A provides the timing and synchronization signals to maintain the Network Element but is not phase locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the Locked Mode.

Holdover can be configured to operate in either:

- Automatic mode
 (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set Low), or
- Manual mode
 (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set High).

Automatic Mode

In Automatic mode, the device can be configured to operate using either:

- Averaged (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set High), or
- Instantaneous (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set Low).

Averaged

In the Averaged mode, the frequency (as reported by sts_current_DPLL_frequency, see Reg. OC, OD and O7) is filtered internally using an Infinite Impulse Response filter, which can be set to either:

- Fast (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set High), giving a -3 dB filter response point corresponding to a period of approximately eight minutes, or
- Slow (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set Low) giving a -3 dB filter response point corresponding to a period of approximately 110 minutes.

Instantaneous

In Instantaneous mode, the DPLL freezes at the frequency it was operating at the time of entering Holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. OC, OD and O7) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the Holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.

Manual Mode


(Reg. 34 Bit 4, cnfg_input_mode, man_holdover set High.) The Holdover frequency is determined by the value in register cnfg_holdover_frequency (Reg. 3E, 3F, and part of 40). This is a 19-bit signed number, with a LSB resolution of 0.0003068 ppm, which gives an adjustment range of ±80 ppm. This value can be derived from a reading of the register sts_current_DPLL_frequency (Reg. OC, OD and O7), which gives, in the same format, an indication of the current output frequency deviation. which would be read when the device is locked. If required, this value could be read by external software and averaged over time. The averaged value could then be fed to the cnfg_holdover_frequency register, ready for setting the averaged frequency value when the device enters Holdover mode. The sts_current_DPLL_frequency value is internally derived from the Digital Phase Locked Loop (DPLL) integral path, which represents a short-term average measure of the current frequency, depending on the locked loop bandwidth (Reg. 67) selected.

It is also possible to combine the internal averaging filters with some additional software filtering. For example the internal fast filter could be used as an anti-aliasing filter and the software could further filter this before determining the actual Holdover frequency. To support this feature, a facility to read out the internally averaged frequency has been provided.

FINAL

DATASHEET

Figure 4 Automatic Mode Control State Diagram





FINAL

DATASHEET

By setting Reg. 40, Bit 5, cnfg_holdover_modes, read_average, the value read back from the cnfg_holdover_frequency register will be the filtered value. The filtered value is available regardless of what actual Holdover mode is selected. Clearly this results in the register not reading back the data that was written to it

Example: Software averaging to eliminate temperature drift.

Select Manual Holdover mode by setting Reg. 34 Bit 4, cnfg_input_mode, man_holdover High.

Select Fast Holdover Averaging mode by setting Reg. 40 Bit 6, cnfg_holdover_modes, auto_averaging High and Reg. 40 Bit 7 High.

Select to be able to read back filtered output by setting Reg. 40 Bit 5, cnfg_holdover_modes, read_average High.

Software periodically reads averaged value from the *cnfg_holdover_frequency* register and the temperature (not supplied from ACS8522A). Software processed frequency and temperature and places data in software look-up table or other algorithm. Software writes back appropriate averaged value into the *cnfg_holdover_frequency* register.

Once Holdover mode is entered, software periodically updates the *cnfg_holdover_frequency* register using the temperature information (not supplied from ACS8522A).

Mini-holdover Mode

Holdover mode so far described refers to a state to which the internal state machine switches as a result of activity or frequency alarms, and this state is reported in Reg. 09. To avoid the DPLL's frequency being pulled off as a result of a failed input, then the DPLL has a fast mechanism to freeze its current frequency within one or two cycles of the input clock source stopping. Under these circumstances the DPLL enters Mini-holdover mode; the Mini-holdover frequency used being determined by Reg. 40, Bits [4:3], cnfg_holdover_modes, mini_holdover_mode.

Mini-holdover mode only lasts until one of the following happens:

- A new source has been selected, or
- · The state machine enters Holdover mode, or
- The original fault on the input recovers.

External Factors Affecting Holdover Mode

If the external TCXO/OCXO frequency is varying due to temperature fluctuations in the room, then the

instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the TCXO/OCXO to slow down frequency changes due to drift and external temperature fluctuations.

The frequency accuracy of Holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.

Pre-locked2 Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.

Upon applying a reference source to the phase locked loop, the ACS8522A will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality.

If the device cannot achieve lock within 100 seconds, it reverts to Holdover mode and another reference source is selected.

DPLL Architecture and Configuration

A Digital PLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering Analog PLL that reduces the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8522A are uniquely very



FINAL

DATASHEET

programmable for all PLL parameters of bandwidth (from 0.1 Hz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

TO DPLL Main Features

- Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 10 steps from 0.1 Hz to 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Input to output phase offset adjustment (Master/Slave), ±200 ns, 6 ps resolution step size
- PBO phase offset on source switching disturbance down to ±5 ns
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- Holdover frequency averaging with a choice of: Average times: 8 minutes or 110 minutes. Value can also be read out.
- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs.

T4 DPLL Main Features

- Single programmable DPLL bandwidth control: 18 Hz, 35 Hz or 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- DS3/E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from TO DPLL
- Low jitter E1/DS1 options at same time as OC-N rates from T0 DPLL
- Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Can use the T4 DPLL as an Independent FrSync DPLL
- Can use the phase detector in T4 DPLL to measure the input phase difference between two inputs.

The structure of the TO and T4 PLLs are shown later in Figure 10 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B), the TO DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in <code>cnfg_TO_DPLL_acq_bw</code> Reg. 69 and <code>cnfg_TO_DPLL_locked_bw</code> Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by Reg. 67.

Phase Detectors

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz. A common arrangement however is to use Lock8k mode (see Bit 6 of Reg. 22, 23, 27 and 28) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates.



FINAL

DATASHEET

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360° or ±180° range)
- An early/late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ($\pm 180^{\circ}$ capture) or the normal $\pm 360^{\circ}$ phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled and the other phase detectors have detected that phase lock has been achieved.

It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via registers 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ±1 UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot. The final phase position that

the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/Loss Detection

Phase lock/loss detection is handled in several ways. Phase loss can be triggered from:

- The fine phase lock detector, which measures the phase between input and feedback clock
- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or Locked bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits 3:0; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE^[19], G.812^[10] and G.813^[11]) specify a wander transfer gain of less than 0.2 dB. GR-253^[17] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8522A provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.



FINAL

DATASHEET

Table 5 Available Damping Factors for different DPLL Bandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB
0.1 Hz to 4 Hz	1, 2, 3, 4, 5	5	0.1
8 Hz	1	2.5	0.2
	2, 3, 4, 5	5	0.1
18 Hz	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

Local Oscillator Clock

The Master system clock on the ACS8522A should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the ITU/ETSI and Telcordia performance requirements for Holdover mode. ITU and ETSI specifications permit a combined drift characteristic, at constant temperature, of all non-temperature-related parameters, of up to 10 ppb per day. The same specifications allow a drift of 1 ppm over a temperature range of 0 to +70°C.

Table 6 ITU and ETSI Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Fraguency Drift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply	±0.01 ppm/day @ constant temp.
voltage range of +2.7 V to +3.3 V)	±1 ppm over temp. range 0 to +70°C

Telcordia specifications are somewhat tighter, requiring a non-temperature-related drift of less than 40 ppb per day

Table 7 Telcordia GR-1244 CORE Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Drift	±0.05 ppm/15 seconds @ constant temp.
over supply	±0.04 ppm/15 seconds @ constant temp.
voltage range of +2.7 V to +3.3 V)	±0.28 ppm/over temp. range 0 to +50°C

and a drift of 280 ppb over the temperature range 0 to +50°C. Please contact Semtech for information on crystal oscillator suppliers

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. \pm 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the <code>cnfg_nominal_frequency</code> register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note...The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Output Wander

Wander and jitter present on the output clocks are dependent on:

- The magnitudes of wander and jitter on the selected input reference clock (in Locked mode)
- The internal wander and jitter transfer characteristic (in Locked mode)
- The jitter on the local oscillator clock
- The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always



FINAL

DATASHEET

strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8522A.

There may be a phase shift across the ACS8522A between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO or TCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one.

Typical measurements for the ACS8522A are shown in Figure 5, for Locked mode operation. Figure 6 shows a typical measurement of Phase Error accumulation in Holdover mode operation.

The required performance for phase variation during Holdover is specified in several ways and depends on the relevant specification (See "References" on page 115), for example:

- 1. ETSI ETS-300 462-5^[4], Section 9.1, requires that the short-term phase error during switchover (i.e. Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS-300 462-5^[4], Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed:

$$\{(a1 + a2)S + 0.5bS^2 + c\}$$

where

- a1 = 50 ns/s (allowance for initial frequency offset)
- a2 = 2000 ns/s (allowance for temperature variation)
- $b = 1.16x10^{-4} \text{ ns/s}^2$ (allowance for ageing)
- c = 120 ns (allowance for entry into Holdover mode).
- S = Elapsed time (s) after loss of external ref. input
- 3. ANSI Tin1.101-1999^[1], Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 μ s each) occur during the first day of Holdover. This requires a frequency accuracy better than:
 - $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37 ppm$ Temperature variation is not restricted, except to within the normal bounds of 0 to 50°C.
- 4. Telcordia GR-1244-CORE^[19], Section 5.2, shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- 5. ITU G.822^[12], Section 2.6, requires that the slip rate during category (b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 μ s each) per hour.

 $((60 \times 60) + (30 \times 125 \mu s))/(60 \times 60)) = 1.042 ppm$

Figure 5 Maximum Time Interval Error and Time Deviation of TO PLL Output Port





Figure 6 Phase Error Accumulation of TO PLL Output Port in Holdover Mode



FINAL

DATASHEET

Jitter and Wander Transfer

The ACS8522A has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.1 Hz to 70 Hz in 10 steps. The wander and jitter transfer characteristic is shown in Figure 7. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

Phase Build-out


Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next highest priority reference source will be selected, and a PBO event triggered.

ITU-T G.813^[11] states that the maximum allowable short-term phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 μ s over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8522A performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8522A.

When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8522A, PBO can be enabled, disabled or frozen using the serial interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled

Figure 7 Sample of Wander and Jitter Measured Transfer Characteristics





FINAL

DATASHEET

while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the $cnfg_PBO_phase_offset$ register, Reg.72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input-to-Output Phase Adjustment

When PBO is off (including Auto-PBO on phase transients), such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8522A for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg_phase_offset at Reg. 70 and 71 controls the output phase, which is only used when PBO is off (Reg. 48, Bit 2 = 0 and Reg. 76, Bit 4 = 0).

Input Wander and Jitter Tolerance

The ACS8522A is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825^[15], ANSI DS1.101-1999^[1], Telcordia GR1244^[19], GR253^[17], G812^[10], G813^[11] and ETS 300 462-5 (1996)^[4].

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 8. Minimum jitter tolerance masks are specified in Figures 8 and 9, and Tables 8 and 10, respectively. The ACS8522A will tolerate wander and jitter components greater than those shown in Figure 8 and Figure 9, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re- arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.



FINAL

DATASHEET

Table 8 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)		
G.703 ^[6]						
G.783 ^[9]	±16.6 ppm	±4.6 ppm (see Note (i)) ±9.2 ppm (see Note (ii))	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i)) ±9.2 ppm (see Note (ii))		
G.823 ^[13]			±9.2 ppm (see Note (ii))			
GR-1244-CORE ^[19]						

Notes: (i) The frequency acceptance and generation range will be ±4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ±4.6 ppm.

(ii) The fundamental acceptance range and generation range is ± 9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.

Figure 8 Minimum Input Jitter Tolerance (OC-3/STM-1)




Table 9 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak to peak amplitude (unit Interval)														
	AO	A1	A2	АЗ	A4	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3

FINAL

DATASHEET

Figure 9 Minimum Input Jitter Tolerance (DS1/E1)




Table 10 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitude (UI pk-pk)		Frequency (Hz)			
		A1	A2	F1	F2	F3	F4
DS1	GR-1244-CORE ^[19]	5	0.1	10	500	8 k	40 k
E1	ITU G.823 ^[13]	1.5	0.2	20	2.4 k	18 k	100

Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8522A perform frequency monitoring with a programmable acceptable limit of up to ±60.96 ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the TO and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers sts_current_DPLL_frequency (Reg. OC, OD and O7) report the frequency of either the TO or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, Reg. 3D if used). The selection of T4 or T0 DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ± 80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the

input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register sts_current_phase, Reg. 77 and 78. TO or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 0.1 Hz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 0.1 Hz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

In addition, the T4 DPLL phase detector can be used to make a phase measurement between two inputs.

Reg. 65, Bit 7 is used to switch one input to the T4 phase detector over to the current T0 input. The other phase detector input remains connected to the selected T4 input source, the selected source can be forced via Reg. 35,



FINAL

DATASHEET

Bits 3:0, or changed via the T4 priority (Reg. 19 to 1C, when Reg. 4B, Bit 4 = 1).

Consequently the phase detector from the T4 DPLL could be used to measure the phase difference between the currently selected source and the stand-by source, or it could be used to measure the phase wander of all stand-by sources with respect to the current source by selecting each input in sequence. An MTIE and TDEV calculation could be made for each input via external processing.

MFrSync and FrSync Alignment-SYNC2K

The SYNC2K input will normally be a 2 kHz frequency and only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. Only alignment of the 8 kHz will be achieved in this case.

Safe sampling of the SYNC2K input is achieved by using the currently selected clock reference source to do the input sampling. This is based on the principle that FrSync alignment is being used on a Slave device that is locked to the clock reference of a Master device that is also providing the 2 kHz SYNC2K input. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The 2 kHz MFrSync output from the Master device has its falling edge aligned with the falling edge of the other output clocks, hence the SYNC2K input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. Some modification of the expected timing of the SYNC2K with respect to the reference clock can be achieved via Reg. 7B, Bits [1:0]. This allows for the SYNC2K input to arrive either half a reference clock cycle early or up to one and a half cycle late, hence allowing a safe sampling margin to be maintained.

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B, <code>cnfg_sync_phase</code>, Bit 6 <code>indep_FrSync/MFrSync</code>. With this bit <code>Low</code>, the SYNC2K input sampling has a 6.48 MHz resolution, this being the preferred reference frequency to lock to from the Master, in conjunction with the SYNC2K 2 kHz, since it gives the most timing margin on the sampling and aligns all of the higher rate OC-3 derived clocks. When Bit 6 is <code>High</code> the SYNC2K can have a sampling resolution of either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow for instance a 19.44 MHz and 2 kHz pair to be used for Slave synchronization or for Line card synchronization. Reg. 7B Bit 7, <code>indep_FrSync/MFrSync</code> controls whether the 2 kHz

MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks.

When indep_FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when Bit Sync_OC-N_rates is High, the OC-N rate dividers and clocks are also synchronized by the SYNC2K input. On a change of phase position of the SYNC2K, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the SYNC2K input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, then independent Frame Sync mode can be used (Reg. 7B, bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the SYNC2K sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B, bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from the TO DPLL path. 2kHz and 8kHz outputs can also be produced at the O1 to O4 outputs. These can come from either the TO DPLL or from the T4 DPLL, controlled by Reg. 7A, bit 7.

If required, this allows the T4 DPLL to be used as a separate PLL for the FrSync and MFrSync path with a 2 kHz input and 2 kHz and 8 kHz Frame Sync outputs.

Output Clock Ports

The device supports a set of main output clocks, O1 to O4 and a pair of secondary Sync outputs, FrSync and MFrSync. The four main output clocks are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from the TO path only. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies, as defined in Table 11. Output technologies are TTL/CMOS for all outputs except O1 which can be PECL or LVDS.

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output 01 is programmed via the *cnfg_differential_outputs* register, Reg. 3A.



FINAL

DATASHEET

Output Frequency Selection and Configuration

The output frequency of outputs 01 to 04 is controlled by a number of interdependent parameters. These parameters control the selections within the various blocks shown in Figure 10.

The ACS8522A contains two main DPLL/APLL paths, TO and T4. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 10 is an expansion of the top level Block Diagram (Figure 1) showing the PLL paths in more detail.

TO DPLL and APLLs

The TO DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.

The TO 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of pk-pk jitter. There is an option to use an APLL, the TO feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the TO feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.

The TO 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the TO 77M forward

DFS and the TO 77M output DFS blocks are locked in frequency but may be offset in phase.

The TO 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the TO output APLL. The low frequency TO LF output DFS block is used to produce three frequencies; two of them, Digital 1 and Digital 2, are available for selection to be produced at outputs 01 to 04, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the TO LF output DFS block is either 77.76 MHz from the TO output APLL (post jitter filtering) or 77.76 MHz direct from the TO 77M output DFS. Utilizing the clock from the TO output APLL will result in lower jitter outputs from the TO LF output DFS block. However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The TO output APLL is for multiplying and filtering. The input to the TO output APLL can be either 77.76 MHz from the TO 77M output DFS block or an alternative frequency from the TO LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the TO output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The TO output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 to O4 outputs.

T4 DPLL & APLL


The T4 path is much simpler than the T0 path. This path offers no Phase Build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in the table. Similar to the T0 path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

FINAL

DATASHEET

Figure 10 PLL Block Diagram



The T4 output APLL block is also for multiplying and filtering. The input to the T4 output APLL can come either from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from T0,
- (c) 16E1 from TO,
- (d) 24DS1 from TO,
- (e) 16DS1 from T0.

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the O1 to O4 outputs.

The outputs O1 to O4 are driven from either the T4 or the T0 path. The FrSync and MFrSync outputs are always generated from the T0 path. Reg.7A bit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from O1 to O4 is derived from either the T0 or the T4 paths.

Output Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4 path can be utilized to produce extra frequencies locked to the T0 path.
- 2. Refer to Table 13, Frequency Divider Look-up, to choose a set of output frequencies- one for each path, T4 and T0. Only one set of frequencies can be generated simultaneously from each path.
- 3. Refer to the Table 13 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 14, TO APLL Frequencies, and Table 15, T4 APLL Frequencies, to determine what mode the TO and T4 paths need to be configured in, considering the output jitter level.
- Refer to Table 16, O1 to O4 Output Frequency Selection, and the column headings in Table 13, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.



FINAL

DATASHEET

Table 11 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported
01	LVDS/PECL (LVDS default)	
02	TTL/CMOS	Frequency selection as per Table 12 and Table 16
03	TTL/CMOS	
04	TTL/CMOS	
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default.

Table 12 Output Frequency Selection

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
2 kHz		77.76 MHz Analog	-	-	60	0.6
2 kHz		Any digital feedback mode	-	-	1400	5
8 kHz		77.76 MHz Analog	-	-	60	0.6
8 kHz		Any digital feedback mode	-	-	1400	5
1.536	(not O4)	-	12E1 mode	Select T4 DPLL	500	2.3
1.536	(not O4)	-	-	Select TO DPLL 12E1	250	1.5
1.544	(not O4)	-	16DS1 mode	Select T4 DPLL	200	1.2
1.544	(not O4)	-	-	Select TO DPLL 16DS1	150	1.0
1.544	via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13
1.544	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
2.048		-	12E1 mode	Select T4 DPLL	500	2.3
2.048		-	-	Select TO DPLL 12E1	250	1.5
2.048	(not 04)	-	16E1 mode	Select T4 DPLL	400	2.0
2.048	(not 04)	-	-	Select TO DPLL 16E1	220	1.2
2.048	(not 01)	12E1 mode	-	-	900	4.5
2.048	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13





FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
2.048	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2
2.059		-	-	Select TO DPLL 16DS1	150	1.0
2.059	(not 01)	16DS1 mode	-	-	760	2.6
2.316	(not 04)	-	24DS1 mode	Select T4 DPLL	110	0.75
2.316	(not O4)	-	-	Select TO DPLL 24DS1	110	0.75
2.731		-	16E1 mode	Select T4 DPLL	400	1.5
2.731		-	-	Select TO DPLL 16E1	220	1.2
2.731	(not 01)	16E1 mode	-	-	250	1.6
2.796	(not 04)	-	DS3 mode	Select T4 DPLL	110	1.0
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75
3.088		-	-	Select TO DPLL 24DS1	110	0.75
3.088	(not 01)	24DS1 mode	-	-	110	0.75
3.088	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
3.088	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
3.728		-	DS3 mode	Select T4 DPLL	110	1.0
4.096	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
4.296	(not 04)	-	E3 mode	Select T4 DPLL	120	1.0
4.86	(not 04)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
5.728		-	E3 mode	Select T4 DPLL	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select T4 DPLL	500	2.3
6.144		-	-	Select TO DPLL 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select T4 DPLL	200	1.2
6.176		-	-	Select TO DPLL 16DS1	150	1.0





FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
6.176 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
6.176 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
6.48	-	77.76 MHz mode	Select T4 DPLL	60	0.6
6.48 (not 01)	77.76 MHz analog	-	-	60	0.6
6.48 (not O1)	77.76 MHz digital	-	-	60	0.6
8.192	12E1 mode	-	-	900	4.5
8.192	16E1 mode	-	-	250	1.6
8.192	-	16E1 mode	Select T4 DPLL	400	2.0
8.192	-	-	Select TO DPLL 16E1	220	1.2
8.192 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
8.192 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
8.235	16DS1 mode	-	-	760	2.6
9.264	24DS1 mode	-	-	110	0.75
9.264	-	24DS1 mode	Select T4 DPLL	110	0.75
9.264	-	-	Select TO DPLL 24DS1	110	0.75
10.923	16E1 mode	-	-	250	1.6
11.184	-	DS3 mode	Select T4 DPLL	110	1.0
12.288	12E1 mode	-	-	900	4.5
12.288	-	12E1 mode	Select T4 DPLL	500	2.3
12.288	-	-	Select TO DPLL 12E1	250	1.5
12.352	24DS1 mode	-	-	110	0.75
12.352	16DS1 mode	-	-	760	2.6
12.352	-	16DS1 mode	Select T4 DPLL	200	1.2
12.352	-	-	Select TO DPLL 16DS1	150	1.0
12.352 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6





FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
16.384	-	16E1 mode	Select T4 DPLL	400	2.0
16.384	-	-	Select TO DPLL 16E1	220	1.2
16.384 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select T4 DPLL	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select T4 DPLL	110	0.75
18.528	-	-	Select TO DPLL 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select T4 DPLL	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select T4 DPLL	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select TO DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select TO DPLL 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0
32.768	-	-	Select TO DPLL 16E1	220	1.2
34.368	-	E3 mode	Select T4 DPLL	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75





FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
37.056	-	-	Select TO DPLL 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6
44.736	-	DS3 mode	Select T4 DPLL	110	1.0
49.152 (O4 only)	-	12E1 mode	Select T4 DPLL	500	2.3
49.152 (O4 only)	-	-	Select TO DPLL 12E1	250	1.5
49.152 (O1 only)	12E1 mode	-	-	900	4.5
49.408 (O4 only)	-	16DS1 mode	Select T4 DPLL	200	1.2
49.408 (O4 only)	-	-	Select TO DPLL 16DS1	150	1.0
49.408 (O1 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (O4 only)	-	16E1 mode	Select T4 DPLL	400	2.0
65.536 (O4 only)	-	-	Select TO DPLL 16E1	220	1.2
65.536 (O1 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select T4 DPLL	120	1.0
74.112 (O4 only)	-	24DS1 mode	Select T4 DPLL	110	0.75
74.112 (O4 only)	-	-	Select TO DPLL 24DS1	110	0.75
74.112 (O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6
89.472 (O4 only)	-	DS3 mode	Select T4 DPLL	110	1.0
98.304 (O1 only)	12E1 mode	-	-	900	4.5
98.816 (O1 only)	16DS1 mode	-	-	760	2.6
131.07 (O1 only)	16E1 mode	-	-	250	1.6
137.47 (O4 only)	-	E3 mode	Select T4 DPLL	120	1.0
148.22 (O1 only)	24DS1 mode	-	-	110	0.75



FINAL

DATASHEET

Table 12 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
155.52 (O4 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
155.52 (O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (O1 only)	77.76 MHz analog	-	-	60	0.6
311.04 (O1 only)	77.76 MHz digital	-	-	60	0.6

Table 13 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz



FINAL

DATASHEET

Table 14 TO APLL Frequencies

TO APLL Frequency	TO Mode	TO DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (pk-pk)
311.04 MHz	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Table 15 T4 APLL Frequencies

T4 APLL Frequency	T4 Mode	T4 Forward DFS Frequency (MHz)	T4 DPLL Freq. Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65 Bit 6	TO Freq. to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2*18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2*34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2

FINAL

DATASHEET

Table 16 01 to 04 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Port's cnfg_output_frequency Register								
Value in Register	01, Reg. 62 Bits [7:4]	02, Reg. 60 Bits [7:4]	03, Reg. 61 Bits [3:0]	04, Reg. 62 Bits [3:0]					
0000	Off	Off	Off	Off					
0001	2 kHz	2 kHz	2 kHz	2 kHz					
0010	8 kHz	8 kHz	8 kHz	8 kHz					
0011	TO APLL/2	Digital2	Digital2	Digital2					
0100	Digital1	Digital1	Digital1	Digital1					
0101	TO APLL/1	TO APLL/48	TO APLL/48	TO APLL/48					
0110	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16					
0111	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12					
1000	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8					
1001	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6					
1010	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4					
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2					
1100	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48					
1101	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16					
1110	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8					
1111	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4					

"Digital" Frequencies


It can be seen from Table 16 (01 to 04 output frequency selection) that frequencies listed as Digital1 and Digital2 can be selected. Digital 1 is a single frequency selected from the range shown in Table 17. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the TO 77M output DFS block or via the TO output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the pk-pk jitter will be approximately 12 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.

FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

It can be seen from Table 16 (O1 to O4 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from the TO path, the 2 kHz and 8 kHz options available from the O1 to O4 outputs are all supplied from either the TO or T4 path (Reg. 7A bit 7).

The outputs can be either clocks (50:50 mark-space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of 03 (03 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly). Figure 11 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A bits [1:0] and the 2 kHz/MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 bits [7:6].





F8522_016outputoptions8k_01

Table 17 Digital Frequency Selections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)		
00	0	2.048		
01	0	4.096		
10	0	8.192		
11	0	16.384		
00	1	1.544		
01	1	3.088		
10	1	6.176		
11	1	12.352		

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8522A is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.

Serial Interface

The ACS8522A device has a serial interface which can be SPI compatible.

The Motorola SPI convention is such that address and data is transmitted and received MSB first. On the

ACS8522A address and data are transmitted and received LSB first. Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 12 and Figure 13 show the timing diagrams of write and read accesses for this interface.

During read access, the output data SDO is clocked out on the rising edge of SCLK when the active edge selection control bit CLKE is 0 and on the falling edge when CLKE is 1.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

FINAL

DATASHEET

Figure 12 and Figure 13 show the timing diagrams of read and write accesses for this mode.

Figure 12 Read Access Timing for SERIAL Interface

CLKE = 0; SDO data is clocked out on the rising edge of SCLK




Table 18 Read Access Timing for SERIAL Interface (For use with Figure 12)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1) to SDO valid	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge} , for CLKE = 0 Hold CSB Low after SCLK _{falling edge} , for CLKE = 1	5 ns	-	-
t _p	Time between consecutive accesses (CSB $_{rising\ edge}$ to CSB $_{falling\ edge}$)	10 ns	-	-

FINAL

DATASHEET

Figure 13 Write Access Timing for SERIAL Interface




Table 19 Write Access Timing for SERIAL Interface (For use with Figure 13)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Register Map

Each Register, or register group, is described in the following Register Map (Table 20) and subsequent Register Description Tables.

Register Organization

The ACS8522A SETS LITE uses a total of 95 eight-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address. and each Register is organized with the most-significant bit positioned in the left-most bit, and bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map, Table 20. Shaded areas in the map are "don't care" and writing either 0 or 1 to them will not affect any function of the device. Bits labelled "Set to 0" or "Set to 1" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For multi-word registers (e.g. Reg. 70 and 71), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the sts_interrupts register), any individual data field may be

cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some can be pin-set. All configuration registers can be read out over the serial port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any reference source becoming valid or going invalid.
- 2. A change in the operating state (e.g. Locked, Holdover
- 3. A brief loss of the currently selected reference source.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

DATASHEET

Table 20 Register Map

Register Name	ss_	= _				Dat	a Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
chip_id (RO)	00	4A		•		umber [7:0] 8 lea			•	•
	01	21			Device part nu	ımber [15:8] 8 m		s of the chip ID		
chip_revision (RO)	02	02					number [7:0]		_	_
test_register1 (R/W, Bit 7 RO)	03	14	phase_alarm	disable_180		resync_ analog	Set to zero	8K edge polarity	Set to zero	Set to zero
sts_interrupts (R/W)	05	FF	SEC3 valid change				SEC2 valid change	SEC1 valid change		
	06	3F	operating_ mode	main_ref_ failed						SEC4 valid change
sts_current_DPLL_frequency, see OC/OD	07	00						Bits [18:16] of	current DPLL fre	quency
sts_interrupts (R/W)	08	50		T4_status				•		
sts_operating (RO)	09	41		T4_DPLL_Lock	TO_DPLL_freq _soft_alarm	T4_DPLL_freq _soft_alarm		TO_DPLL_opera	ating_mode	
sts_priority_table (R0)	OA	00		Highest priority	validated source		Currently selected source			
	0B	00		3 rd highest priorit				2 nd highest priori	ty validated soui	rce
sts_current_DPLL_frequency[7:0]	OC	00		Bits [7:0] of current DPLL frequency						
(RO) [15:8]	OD	00			E	Rits [15:8] of curre	ent DPLL frequen			
[18:16]	07	00							6] of current DP	LL frequency
sts_sources_valid (RO)	0E	00	SEC3				SEC2	SEC1		
	OF	00		_	1	1	,			SEC4
sts_reference_sources (RO) Status of inputs:			Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm
Inputs SEC1 & SEC2		66		Status of SEC2 Input				Status of	SEC1 Input	
SEC3	13	66		Status of SEC3 Input						
SEC4	14	66		Status of SEC4					SEC4 Input	
cnfg_ref_selection_priority (R/W) (SEC2 & SEC1)	19	32		programmed_priority <sec2></sec2>				programmed_	priority <sec1></sec1>	
(SEC3)	1B	40		programmed_p	oriority <sec3></sec3>					
(SEC4)	1C	05		T	1			programmed_	priority <sec4></sec4>	
cnfg_ref_source_frequency (R/W) (SEC1)	22	00	divn_SEC1	lock8k_SEC1		id_SEC1		reference_source		
(SEC2)	23	00	divn_SEC2	lock8k_SEC2		id_SEC2		reference_source		
(SEC3)	27	03	divn_SEC3	lock8k_SEC3		id_SEC3			e_frequency_SEC3	
(SEC4)	28	03	divn_SEC4	lock8k_SEC4	bucket_	id_SEC4		reference_source		
cnfg_operating_mode (R/W)	32	00					T		DPLL_operating	_mode
force_select_reference_source (R/W)	33	OF	-		T	T			rence_source	
cnfg_input_mode (R/W)	34	CA	Set to zero	phalarm_ timeout	XO_ edge	man_holdover	extsync_en	ip_sonsdhb		reversion_ mode
cnfg_T4_path (R/W)	35	40	lock_T4_to T0	T4_dig_ feedback				T4_forced_rei	ference_source	
cnfg_dig_outputs_sonsdh (R/W)	38	0D		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_i	frequency	digital1_	frequency				
cnfg_differential_outputs (R/W)	<i>3A</i>	C2							01_LV	/DS_PECL
cnfg_auto_bw_sel	3B	FD	auto_BW_sel				TO_lim_int			
cnfg_nominal_frequency [7:0]	3C	99					quency [7:0]			
(R/W) [15:8]	3D	99					quency [15:8]			
cnfg_holdover_frequency [7:0]	3E	00					equency [7:0]			
(R/W) [15:8] cnfg_holdover_modes (R/W)	3F 40	00 88	auto_	fast_averaging	read_average		quency [15:8] over_mode		lover frequency [
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76	averaging			DPLL frequency	offset limit [7:0]	,	egisters 3E and	3F above)
[9:8]	42	00							DPLL frequence	y offset limit [9:8
cnfg_interrupt_mask (R/W) [7:0]	43	00	SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked		
[15:8]	44	00	operating_ mode interrupt not masked	main_ref_ failed interrupt not masked				1		SEC4 interrupt not masked



FINAL

DATASHEET

Table 20 Register Map (cont...)

Register Name	SS (=				Da	ta Bit			
RO = Read Only R/W = Read/Write	Pex (Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
,			` '	T4 status						1, 1,
cnfg_interrupt_mask cont.[23:16]	45	00		T4_status interrupt not masked						
cnfg_freq_divn (R/W) [7:0]	46	FF				divn_va	alue [7:0]			
[13:8]	47	3F					divn_va	lue [13:8]		
cnfg_monitors (R/W)	48	05	freq_mon_clk	los_flag_ on_TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
cnfg_freq_mon_threshold (R/W)	49	23		oft_frequency_ala		_			alarm_threshold [3	_
cnfg_current_freq_mon_ threshold (R/W)	4A	23	curre	nt_soft_frequenc	y_alarm_thresh				cy_alarm_thresho	
cnfg_registers_source_select (R/W)	4B	00				T4_T0_select		ency_measurem	ent_channel_sele	ect [3:0]
sts_freq_measurement (RO)	4C	00		1			ment_value [7:0]			
cnfg_DPLL_soft_limit (R/W)	4D	8E	Freq limit Phase loss enable	DPLL Frequency	y Soft Alarm Lim	it [6:0] Resolutior	n = 0.628 ppm			
cnfg_upper_threshold_0 (R/W)	50	06				t Configuration 0:				
cnfg_lower_threshold_0 (R/W)	51	04			-	Configuration 0: A	-		1	
cnfg_bucket_size_0 (R/W)	52	80			Leaky Buck	et Configuration 0	: Activity alarm b	ucket size [7:0]		
cnfg_decay_rate_0 (R/W)	53	01								icket Cfg 0: rate [1:0]
cnfg_upper_threshold_1 (R/W)	54	06		Leaky Bucket Configuration 1: Activity alarm set threshold [7:0]						
cnfg_lower_threshold_1 (R/W)	55	04		Leaky Bucket Configuration 1: Activity alarm reset threshold [7:0]						
cnfg_bucket_size_1 (R/W)	56	08			Leaky Buck	et Configuration 1	: Activity alarm b	ucket size [7:0]	_	
cnfg_decay_rate_1 (R/W)	57	01		Leaky Bucket Cfg 1: decay_rate [1:0]						
cnfg_upper_threshold_2 (R/W)	58	06				t Configuration 2:				
cnfg_lower_threshold_2 (R/W)	59	04				Configuration 2: A				
cnfg_bucket_size_2 (R/W)	5A	08			Leaky Buck	et Configuration 2	: Activity alarm bi	ucket size [7:0]		
cnfg_decay_rate_2 (R/W)	5B	01								icket Cfg 2: rate [1:0]
cnfg_upper_threshold_3 (R/W)	5C	06			-	t Configuration 3:				
cnfg_lower_threshold_3 (R/W)	5D	04				Configuration 3: A				
cnfg_bucket_size_3 (R/W) cnfg_decay_rate_3 (R/W)	5E 5F	08			Leаку вискі	et Configuration 3	: Activity alarm bi	icket size [7:0]	Lagla: Di	ıcket Cfg 3:
					fue v 00		T			rate [1:0]
cnfg_output_frequency (R/W)(O2) (O3)	60 61	80 06		output_	_freq_02			output	t_freq_03	
(04 & 01)	62	84		outnut	_freq_01		_		t_freq_03	
(MFrSync)	63	CO	MFrSync_en	FrSync_en				Output	//04_04	
cnfg_T4_DPLL_frequency (R/W)	64	05		1.0,0_0				T4_DPLL_freq	uencv	
cnfg_TO_DPLL_frequency (R/W)	65	01	T4 for measuring T0 phase	T4 APLL for T0 E1/DS1	TO Freq	to T4 APLL			TO_DPLL_frequer	псу
cnfg_T4_DPLL_bw (R/W)	66	00	,	<u> </u>					T4_DPLL ba	andwidth [1:0]
cnfg_TO_DPLL_locked_bw (R/W)	67	0D					1	TO_DPLL_locke	ed_bandwidth [4:0	
cnfg_TO_DPLL_acq_bw (R/W)	69	0F							bandwidth [4:0]	
cnfg_T4_DPLL_damping (R/W)	6A	13		T4_P	D2_gain_alog_8	BK [6:4]			T4_damping [2:0	0]
cnfg_TO_DPLL_damping (R/W)	6B	13		T0_P	PD2_gain_alog_8	BK [6:4]			TO_damping [2:0	0]
cnfg_T4_DPLL_PD2_gain (R/W)	6C	C2	T4_PD2_gain_ enable	T4 <u>.</u>	_PD2_gain_alog	[6:4]		T4.	_PD2_gain_digita	[2:0]
cnfg_TO_DPLL_PD2_gain (R/W)	6D	C2	TO_PD2_gain_ enable	TO	_PD2_gain_alog	[6:4]		TO.	_PD2_gain_digita	[2:0]
cnfg_phase_offset (R/W) [7:0]	70	00		•		phase_offs	et_value[7:0]			
[15:8]	71	00	,							
cnfg_PBO_phase_offset (R/W)	72	00					PBO_phas	e_offset [5:0]		
cnfg_phase_loss_fine_limit (R/W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test bit Set to 1			pha	ase_loss_fine_limi	t [2:0]



ACS8522A SETS LITE

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Table 20 Register Map (cont...)

Register Name	SS (# _				Dat	ta Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_phase_loss_coarse_limit (R/W)	74	85	Coarse limit Phase loss enable (2)	Wide range enable	Enable Multi Phase loss coarse limit in UI pk-pk [3:0] Phase resp.					
cnfg_phasemon (R/W)	76	06	Input noise window enable							
sts_current_phase (RO) [7:0]	77	00		current_phase[7:0]						
[15:8]	78	00				current_p	hase[15:8]			
cnfg_phase_alarm_timeout (RO)	79	32					Timeout value	in 2s intervals [5:0	D]	
cnfg_sync_pulses (R/W)	7A	00	2k_8k_from_ T4				8k_invert	8k_pulse	2k_invert	2k_pulse
cnfg_sync_phase (R/W)	7B	00	indep_FrSync/ MFrSync	Sync_OC-N_ rates					Syı	nc_phase
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp							
cnfg_interrupt (R/W)	7D	02		GPO interrupt Interrupt lenable tristate polarity enable enable enable						
cnfg_protection(R/W)	7E	85		protection_value						



FINAL

DATASHEET

Register Descriptions

Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sig chip ID.	nificant bits of the	Default Value	0100 1010				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O				
	chip_id[7:0]										
Bit No.	Description			Bit Value	Value Descriptio	n					
[7:0]	chip_id Least significant	byte of the 2-byt	e device ID	4A (hex)							

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig	gnificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip	_id[15:8]			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Most significant I	oyte of the 2-by	te device ID	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon rev	RO) Silicon revision of the device. Default Value						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
chip_revision[7:0]											
Bit No.	Description			Bit Value	Value Description						
[7:0]	chip_revision Silicon revision of t	he device		02 (hex)							





FINAL

DATASHEET

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
phase_alarm	disable_180		resync_analog	Set to zero	8k Edge Polarity	Set to zero	Set to zero			
Bit No.	Description			Bit Value	Value Description	n				
7	phase_alarm (pha Instantaneous res			0 1		porting phase locked. Coorting phase lost.				
6	disable_180 Normally the DPL	L will try to lock	to the nearest	0	TO DPLL automatenable.	tically determine	s frequency lock			
	edge (±180°) for a a new reference. that it is phase loc capture range rev to frequency and into frequency lock to	the first 2 second the DPLL does cked after this verts to ±360°, phase locking. It is may cause to 360° when the DPLL does not be second to the DPLL does n	nds when locking to as not determine time, then the which corresponds Forcing the DPLL reduce the time to be by up to 2 se an unnecessary the new and old	1		o always frequen	cy and phase lock.			
5	Not used.			-	-					
4					Analog divider only synchronized during first 2 seconds after power-up. Analog dividers always synchronized. This keeps to clocks divided down from the APLL output, in synchronized divided down from the APLL output, in synchronized divided to the clocks in the DPL Hence ensuring that 6.48 MHz output clocks, and above, are in sync with the DPLL even though only 77.76 MHz clock drives the APLL.					
3	Test Control Leave unchanged	l or set to 0		0	-					
2		this bit allows	or the current input the system to lock edge of the input	0	Lock to falling clock edge. Lock to rising clock edge.					
1	Test Control Leave unchanged	l or set to zero		0	-					
0	Test Control Leave unchanged	I or set to zero		0	-					



FINAL

DATASHEET

Address (hex): 05

Register Name	ame sts_interrupts		Description	(R/W) Bits [7:0] of the interrupt status register.		Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
SEC3 valid change				SEC2 valid change	SEC1 valid change		
Bit No.	Description			Bit Value	Value Description	on	
7	SEC3 valid change Interrupt indicating valid (if it was inva Latched until reset	g that input SE lid), or invalid		0 1	•	not changed statu changed status (v the input to 0.	` ' '
[6:4]	Not used.			-	-		
3	SEC2 valid change Interrupt indicating valid (if it was inva Latched until reset	g that input SE lid), or invalid		0 1	•	not changed statu changed status (v the input to 0.	, , ,
2	SEC1 valid change Interrupt indicating valid (if it was inva Latched until reset	g that input SE lid), or invalid		0 1		not changed statu changed status (v the input to 0.	
[1:0]	Not used.			-	-		

Register Name	sts_interrupts		Description	(R/W) bits [15:8] of the interrupt status register.		Default Value	0111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	main_ref_failed						SEC4 valid change
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode Interrupt indicatin changed. Latched to this bit.	•	•	0 1	Operating mode Operating mode Writing 1 resets	•	
6	main_ref_failed Interrupt indicatin failed. This interru input cycles. This the input to becon generated in Free until reset by soft	ipt will be raised is much quicker ne invalid. This i -run or Holdover	after 2 missing than waiting for nput is not modes. Latched	0 1	Input to the TO I Input to the TO I Writing 1 resets	OPLL has failed.	



FINAL

DATASHEET

Address (hex): 06 (cont...)

Register Name	sts_interrupts	interrupts Description			(R/W) bits [15:8] of the interrupt status register.		0111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	main_ref_failed						SEC4 valid change
Bit No.	Description			Bit Value	Value Description	on	
[5:1]	Not used.			-	-		
0	SEC4 valid chang Interrupt indicatir valid (if it was inv Latched until rese	ng that input SEC alid), or invalid (i	f it was valid).	0 1 t.	•	not changed static changed status (v the input to 0.	` , ,

Address (hex): 07

Register Name	sts_current_DPL [18:16]	L_frequency	Description	(RO) Bits [18:16] of the current DPLL frequency.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1	
					sts_cur	rent_DPLL_freque	ncy[18:16]
Bit No.	Description			Bit Value	Value Descripti	on	
[7:3]	Not used.			-	-		
[2:0]	for the TO path is	TO_select) of Re source_select) = s reported.	•	-	See register de sts_current_DF	scription of LL_frequency at a	ddress OD hex.

Register Name	sts_interrupts		Description	(R/W) Bits [23:2 status register.	16] of the interrupt	Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_status						
Bit No.	Description			Bit Value	Value Description	n	
7	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 08 (cont...)

Register Name	sts_interrupts Description		(R/W) Bits [23: status register.	16] of the interrupt	Default Value	0101 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	T4_status						
Bit No.	Description			Bit Value	Value Descriptio	n	
6	it was locked) or	gained lock (if it	PLL has lost lock (if was not locked). riting a 1 to this bit		Input to the T4 D Input to the T4 D Writing 1 resets	PLL has lost/gai	O
[5:0]	Not used.			-	-		

Register Name	sts_operating	rating Description		(RO) Current op the device's into machine.	erating state of ernal state	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO.	_DPLL_operating_	_mode
Bit No.	Description			Bit Value	Value Descripti	on	
7	Not used.			-	-		

ACS8522A SETS LITE



ADVANCED COMMS & SENSING

FINAL

DATASHEET

Address (hex): 09 (cont...)

egister Name	sts_operating		Description	(RO) Current or the device's int machine.	perating state of ternal state	Default Value	0100 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		ТО	_DPLL_operating	_mode	
Bit No.	Description			Bit Value	Value Descripti	Description		
6	T4_DPLL_Lock Reports current phase lock status of the T4 DPLL. The T4 DPLL does not have the same state machine as the T0 DPLL, as it does not support all the features of the T0 DPLL. It can only report its state as locked or unlocked. The bit indicates that the T4 DPLL is locked by monitoring the T4 DPLL phase loss indicators, which potentially come from four sources. The four phase loss indicators are enabled by the same registers that enable them for the T0 DPLL, as follows: the fine phase loss detector enabled by Reg. 73 Bit 7, the coarse phase loss indication from no activity on the input enabled by Reg. 73 Bit 6 and phase loss from the DPLL being at its minimum or maximum frequency limits enabled by Reg. 4D Bit 7. For the T4 DPLL lock indicator (at Reg. 09 Bit 6) the bit will latch an indication of phase lost from the coarse phase lock detector such that when an indication of phase lost (or not locked) is set it stays in that phase lost or not locked state (so Reg. 09 Bit 6 = 0). For this bit to give a correct current reading of the T4 DPLL locked state, then the coarse phase loss detector should be temporarily disabled (set Reg. 74 Bit 7 = 0), then the T4 locked bit can be read (Reg. 09 Bit 6), then the coarse phase loss detector should be re-enabled again (set Reg. 74 Bit 7 = 1).		0 1	T4 DPLL not ph	ase locked to reference			
	at any time any coarse phase los slips) then this in lock bit (Reg. 09 indicating that a requirement tha disable/re-enable read of the T4 lo	e loss detector enacycle slips occur these detector (which information is latched Bit 6) will go low a problem has occut the coarse phase le sequence is percked bit, in order tether the T4 DPLL	nat trigger the monitors cycle ned so that the and stay low, urred. It is then a e loss detector's formed during a to get a current					





FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current of the device's in machine.	perating state of ternal state	Default Value	0100 0001		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO	_DPLL_operating_	_mode		
Bit No.	Description			Bit Value	Value Descript	ion			
5		a programmable	. ,	0	the programme	thin the limits of			
	extent to which i limiting. The "sof the DPLL trackin	limit. The frequent will track a referent" limit is the point g a reference will the status of the "s	ence before it beyond which cause an alarm.	1		TO DPLL tracking its reference beyond the lim the programmed "soft" alarm.			
4	T4_DPLL_freq_s	oft_alarm s a programmable	frequency limit	0		ng its reference wit	thin the limits of		
	and "soft" alarm extent to which i limiting. The "sof the DPLL trackin	limit. The frequer t will track a reference ft" limit is the poin g a reference will he status of the "s	ncy limit is the ence before it beyond which cause an alarm.	1	the programmed "soft" alarm. T4 DPLL tracking its reference beyond the the programmed "soft" alarm.				
3	Not used.			-	-				
[2:0]		ting_mode I to report the stat nine controlling the		000 001 010 011	Not used. Free Run. Holdover. Not used.				
				100 101 110 111	Locked. Pre-locked2. Pre-locked. Phase Lost.				





FINAL

DATASHEET

Register Name	sts_priority_table		Description	f the validated	Default Value	0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Highest priority vali	idated source		Currently selected source					
Bit No.	Description			Bit Value	e Value Description				
[7:4]	Highest priority valid Reports the input ch priority validated soo When Bit 4 (<i>T4_T0_</i> : (cnfg_registers_sou priority validated soo When this Bit 4 = 1 source for the T4 pa	nannel number urce. select) of Reg. rce_select) = 0 urce for the T0 the highest prid	4B the highest path is reported. ority validated	0000 0011 0100 1000 1001	Input SEC1 is the highest priority valid source. Input SEC2 is the highest priority valid source. Input SEC3 is the highest priority valid source.				
[3:0]	Currently selected so Reports the input che selected source. Whis not necessarily the validated source. When Bit 4 (T4_T0_standard) (cnfg_registers_source for the two selected source for the two sources and the two sources are as the highest	nannel number ten in Non-reve e same as the select) of Reg. rce_select) = 0 the TO path is r the currently se ted. The T4 pat le so this will al	4B 0 the currently reported. elected source for th does not have lways be the	0000 0011 0100 1000 1001 All other values	Input SEC2 is t Input SEC3 is t	ently selected. he currently select he currently select he currently select he currently select	ed source. ed source.		



FINAL

DATASHEET

Address (hex): **OB**

Register Name	sts_priority_table		Description	(RO) Bits [15:8] opriority table.	of the validated	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit O		
	3 rd highest priority va	alidated source	9		2 nd highest prior	ity validated sourc	ce	
Bit No.	Description			Bit Value	Value Description			
[7:4]	3 rd highest priority of Reports the input che priority validated so. When Bit 4 (T4_T0_(cnfg_registers_sour priority validated so.) When this Bit 4 = 1 the T4 path does not priority validated so.	annel number urce. select) of Reg. rce_select) = C urce for the TO the value will a ot maintain the	of the 3 rd highest 4B 0 the 3 rd highest path is reported. always be zero as	0000 0011 0100 1000 1001 All other values	No source currently selected. Input SEC1 is the currently selected source. Input SEC2 is the currently selected source. Input SEC3 is the currently selected source. Input SEC4 is the currently selected source. Not used.			
[3:0]	2 nd highest priority validated Reports the input channel number of the 2 nd highest priority validated source. When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the 2 nd highest priority validated source for the T0 path is reported. When this Bit 4 = 1 the 2 nd highest priority validated source for the T4 path is reported.			0000 0011 0100 1000 1001 All other values	Input SEC2 is the Input SEC3 is the	ently selected. ne currently select ne currently select ne currently select ne currently select	ed source. ed source.	

Register Name	sts_current_DPL [7:0]	L_frequency	Description	(RO) Bits [7:0] of frequency.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		E	Bits [7:0] of sts_cu	rrent_DPLL_frequ	ency		
Bit No.	Description			Bit Value	Value Description	1	
[7:0]	Bits [7:0] of sts_ When Bit 4 (T4_ (cnfg_registers_s for the T0 path is When this Bit 4 = reported.	TO_select) of Reg source_select) = s reported.	g. 4B	-	See register desc sts_current_DPLI	•	ddress OD hex.



FINAL

DATASHEET

Address (hex): **OD**

Register Name	sts_current_DPLI [15:8]	frequency	Description (RO) Bits [15:8] DPLL frequency		B] of the current Default Value cy.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			sts_current_DPL	L_frequency[15:	8]		
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	in Reg. OC and Ref frequency offset When Bit 4 (T4_T (cnfg_registers_s for the TO path is	register is comb eg. 07 to repres of the DPLL. O_select) of Re ource_select) = reported.	pined with the value sent the current g. 4B		respect to the coin Reg. 07, Reg concatenated. signed integer. dec. will give the XO frequent that has been parties actually can be viewed rate of change bit 3 of Reg. 35.	crystal oscillator free; OD and Reg. OC of This value is a 2's The value multiplice value in ppm officy, allowing for any performed, via frequency, Reg. 30 by the DPLL integral as an average free is related to the D	complement ed by 0.0003068 set with respect to crystal calibration C and 3D. The I path value so it quency, where the PLL bandwidth. If value will freeze if

Register Name	sts_sources_valid		Description	(RO) 8 least sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
SEC3				SEC2	SEC1			
Bit No.	Description			Bit Value	Value Description	1		
7	SEC3 Bit indicating if SEC either it has no out soft frequency alar	tstanding alarm		0 1	Input SEC3 is invalid. Input SEC3 is valid.			
[6:4]	Not used.			-	-			
3	SEC2 Bit indicating if SECE either it has no out soft frequency alar	tstanding alarm		0 1	Input SEC2 is inv Input SEC2 is val			
2	SEC1 Bit indicating if SECCE either it has no out soft frequency alar	tstanding alarm		0 1	Input SEC1 is inv Input SEC1 is val			
[1:0]	Not used.			-	-			



FINAL

DATASHEET

Address (hex): **OF**

Register Name	sts_sources_valid Descripti		Description	(R0) 8 most sig sts_sources_va	gnificant bits of the alid register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SEC4	
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:1]	Not used.			-	-			
0	SEC4 Bit indicating if SEC4 either it has no outs		•	0 1	Input SEC4 is inv Input SEC4 is val			
	soft frequency alarm	_						

Register Name	sts_reference_sources Inputs SEC1 & SEC2		Description	(RO except for Reports any ala inputs.	test when R/W) arms active on	Default Value	0110 0110			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
	Address 11: Status of SEC2 Input Address 13: Status of SEC3 Input				Address 11: Status of SEC1 Input Address 14: Status of SEC4 Input					
Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm			
Bit No.	Description	Description			Value Description					
7 & 3	Soft out-of-ban	Out-of-band alarm (soft) Soft out-of-band alarm bit for input. A "soft" alarm will not invalidate an input.			No alarm. Alarm armed. Alarm thresholds set by Reg. 49 bits [7:4], or by Reg. 4A bits 7:4 if the input is currently selected.					
6 & 2	Hard out-of-bar	Out-of-band alarm (hard) Hard out-of-band alarm bit for input. A "hard" alarm will invalidate an input.			No alarm. Alarm armed. Alarm thresholds set by Reg. 49 bit [3:0], or by Reg. 4A bits [3:0] if the input is current selected.					
5 & 1	-	No activity alarm Alarm indication from the activity monitors.			No alarm. Input has an active no activity alarm.					
4 & 0	If the DPLL can	Phase lock alarm the DPLL can not indicate that it is phase locked onto the current source within 100 seconds this larm will be raised.			No alarm. Phase lock alaı	m.				





FINAL

DATASHEET

Address (hex): 13

As Reg. 11, but for sts_reference_sources, Input SEC3

Default Value: 0110 0110

Address (hex): 14

As Reg. 11, but for sts_reference_sources, Input SEC4

Default Value: 0110 0110

Register Name	cnfg_ref_selectio (SEC2 & SEC1)	n_priority	Description	(R/W) Configure priority of input SEC1.	es the relative sources SEC2 and	Default Value *(TO) 0011 001 *(T4) 0011 001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	cnfg_ref_selection_priority_SEC2				cnfg_ref_selecti	on_priority_SEC1	
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:4]	priority; zero disa *When Bit 4 (<i>T4</i> _	epresents the remailer the nurbles the input. TO_select) of Fource_select) of figured.	relative priority of mber, the higher the Reg. 4B = 0 the priority for	0000 0001-1111	Input SEC2 unavailable for automatic selection. Input SEC2 priority value.		
[3:0]	priority; zero disa *When Bit 4 (<i>T4</i> _	epresents the remailer the nurbles the input. TO_select) of Fource_select	relative priority of mber, the higher the Reg. 4B = 0 the priority for	0000 0001-1111	Input SEC1 unav Input SEC1 prior	ailable for automa ity value.	tic selection.



FINAL

DATASHEET

Address (hex): 1B

Register Name	cnfg_ref_selection_priority (SEC3)		Description	(R/W) Configures the relative priority of input source SEC3.		*(T4) 0101 0100 0000 *(T4) 0101 0100	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	cnfg_ref_selectio	on_priority_SEC	3				
Bit No.	Description			Bit Value	Value Descript	ion	
[7:4]	priority; zero disa *When Bit 4 (<i>T4</i> _	epresents the remailer the numbles the input. TO_select) of Fource_select) = nfigured.	elative priority of nber, the higher the Reg. 4B = 0 the priority for	0000 0001-1111	Input SEC3 una Input SEC3 prid	available for automa ority value.	tic selection.
[3:0]	Not used.			-	-		

Register Name	cnfg_ref_selection (SEC4)	on_priority	Description	(R/W) Configure priority of input		Default Value *(T0) *(T4)			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				cnfg_ref_selection_priority_SEC4					
Bit No.	Description			Bit Value	Value Descrip	tion			
[7:4]	Not used.			-	-				
[3:0]	input SEC4. The priority; zero disa *When Bit 4 (T4 (cnfg_registers_the T0 path is co	represents the r smaller the nur ables the input. _TO_select) of F source_select) : onfigured.	elative priority of nber, the higher the	0000 0001-1111	Input SEC4 un Input SEC4 pri	available for automa iority value.	atic selection.		





FINAL

DATASHEET

Address (hex): 22

Use < n > = 1

Register Name	cnfg_ref_source_i SEC <n>, where fo 1</n>		Description	(R/W) Configuration of the Default Value 0000 0000 frequency and input monitoring for input SEC <n>.</n>					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
divn_SEC <n></n>	lock8k_SEC <n></n>	bucket_	id_SEC <n></n>		reference_source	e_frequency_SEC<	<n></n>		
Bit No.	Description			Bit Value	Value Descripti	on			
7	divn_SEC <n></n>			0	Input SEC <n> f</n>	ed directly to DPL	L and monitor.		
	This bit selects when divided in the property being input to the Reg. 46 and Reg.	grammable pre- DPLL and frequ	divider prior to ency monitor- see	1	Input SEC <n> f divider.</n>	ed to DPLL and m	onitor via pre-		
6	lock8k_SEC <n></n>			0	Input SEC <n> f</n>	ed directly to DPL	L.		
	This bit selects whe divided in the presto to the DPLL. This	set pre-divider p results in the DF has been divided	rior to being input PLL locking to the d to 8 kHz. This bit		•	ed to DPLL via pre			
[5:4]	bucket_id_SEC <n every="" has="" input="" its<="" td=""><td></td><td>cket used for</td><td>00</td><td>Input SEC<n> a Configuration 0</n></td><td>activity monitor us</td><td>es Leaky Bucket</td></n>		cket used for	00	Input SEC <n> a Configuration 0</n>	activity monitor us	es Leaky Bucket		
	activity monitoring configurations for	g. There are four	possible	01	Input SEC <n> activity monitor uses Leaky Bucket Configuration 1. Input SEC<n> activity monitor uses Leaky Bucket Configuration 2.</n></n>				
	to Reg. 5F. This 2- used for input SE	-bit field selects	_	10					
				11		activity monitor us	es Leaky Bucket		
[3:0]	reference_source Programs the free connected to inpu	uency of the ref	erence source	0000 0001	8 kHz. 1544/2048 kH in Reg. 34).	z (dependant on I	Bit 2 (ip_sonsdhb)		
	then this value sh			0010	6.48 MHz.				
				0011	19.44 MHz.				
				0100	25.92 MHz.				
				0101	38.88 MHz.				
				0110 0111	51.84 MHz. 77.76 MHz.				
				1000	Not used.				
				1001	2 kHz.				
				1010	4 kHz.				
				1011-1111	Not used.				

Address (hex): 23	Use description for Reg. 22, but use <n> =</n>	2	Default Value: 0000 0000
Address (hex): 27	Use description for Reg. 22, but use <n> =</n>	3	Default Value: 0000 0011
Address (hex): 28	Use description for Reg. 22, but use <n> =</n>	4	Default Value: 0000 0011



FINAL

DATASHEET

Address (hex): 32

Register Name	cnfg_operating_mode	•	Description	. , ,	to force the state controlling state	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					TO_	DPLL_operating_	_mode
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:3]	Not used.			-	-		
[2:0]	TO_DPLL_operating_r. This field is used to co finite state machine co of zero is used to allow control itself. Any other machine to jump into taken when forcing th forced, the internal ma affect the internal stat user is responsible for functions required to a functionality.	ontrol the standard of the standard of the state. On the state of the	e TO DPLL. A value state machine to force the state Care should be whine. Whilst it is notions cannot therefore, the ing and control	000 001 010 011 100 101 110 111	Automatic (internative Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.	nal state machine	e controlled).

Register Name	force_select_reference_source		Description		used to force the articular reference TO DPLL.	Default Value	0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					forced_refe	rence_source	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 33 (cont...)

Register Name	force_select_refe	erence_source	ource Description	(R/W) Register used to force the selection of a particular reference source for the TO DPLL.			0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					forced_refe	rence_source	
Bit No.	Description			Bit Value	Value Descriptio	n	
[3:0]	TO DPLL. Value of the automatic cousing this mechal functions assum the device is not progress to state input fails, the deleta Holdover, as it is source. The effect of this priority of the sel (highest). To ensinput reference to	e_source ing the source to be if 0 hex will leave th introl mechanism wanism will bypass a ing the selected inj in state "Locked" in clocked in the usual evice will not chang not allowed to disc register is simply the ected input referent ure selection of the under all circumsta enabled (Reg. 34 E	ne selection to vithin the device. Il the monitoring but to be valid. If then it will all manner. If the ge state to qualify the coraise the noce to "1" e programmed noces, Revertive	0000 0011 0100 1000 1001 1111 All other values	Automatic state TO DPLL forced t TO DPLL forced t TO DPLL forced t TO DPLL forced t Automatic. Not used.	o select input SE o select input SE	CC1. CC2. CC3.

Register Name	cnfg_input_mod	le e	Description	(R/W) Register input modes of	controlling various f the device.	Default Value	1100 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Set to 0	phalarm_time- out XO_edge man_holdover extsync_en ip_son						reversion_mode	
Bit No.	Description			Bit Value	Value Description			
7	Set to 0.			0	Set to 0.			
6	phalarm_timeou Bit to enable the		out facility on phase	0	Phase alarms on sources only cancelled by software.			
	alarms. When er alarm set will ha 128 seconds.		ce with a phase m cancelled after	1	Phase alarms on	sources automa	tically time out.	
5	XO_edge If the 12,800 MHz oscillator module connected to			0	Device uses the rising edge of the external oscillator.			
	jitter performand	ce reasons, the factorial states that the factorial states are set to the states are sea	the other, then for aster edge should r the rising edge or	1	Device uses the falling edge of the external oscillator.			





FINAL

DATASHEET

Address (hex): 34 (cont...)

Register Name	cnfg_input_mode	9	Description	(R/W) Register controlling various input modes of the device.		Default Value	1100 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Set to 0	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Description			
4	man_holdover Bit to select where is taken directly to config_holdover_for overrides any other than the config_holdover.	from Reg. 3E/Reg frequency). If this	bit is set then it	0	Holdover frequency is determined automatically. Holdover frequency is taken from cnfg_holdover_frequency register.			
3	extsync_en Bit to select whether or not the TO DPLL will look for a reference Sync pulse on the SYNC2K input pin. Even though this bit may enable the external Sync reference, it may be disabled according to auto_extsync_en.			0 1	No external Sync signal- SYNC2K pin ignored. External Sync derived from SYNC2K pin according auto_extsync_en.			
2	ip_sonsdhb Bit to configure input frequencies to be either SONET or SDH derived. This applies only to selections of 0001 (bin) in the cnfg_ref_source_frequency registers when the input frequency is either 1544 kHz or 2048 kHz.			0	SDH- inputs set to 0001 expected to be 2048 k SONET- inputs set to 0001 expected to be 1544 kHz.			
1	Not used.			-	-			
0	reversion_mode Bit to select Reve Non-revertive mo automatically sw unless the currer mode the device priority source.	ode, the device witch to a higher part source fails. W	riority source, hen in Revertive	0	Non-revertive mode.	ode.		



FINAL

DATASHEET

Address (hex): 35

Register Name	cnfg_T4_path		Description	Register to config and other featur	gure the inputs es in the T4 path.	Default Value	0100 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
lock_T4_to_T0	T4_dig_feed- back								
Bit No.	Description			Bit Value					
7	lock_T4_to_T0			0 T4 path locks independently from the					
		1 path. This alloce se different sets	•	to					
6	T4 dig feedback			0	T4 DPLL in analo	og feedback mod	e.		
	_ 0_	l feedback mod	le for the T4 DPLL.	1		al feedback mode			
[5:4]	Not used.			-	-				
[3:0]	T4_forced_refere	nce_source		0000	T4 DPLL automa	atic source selecti	ion.		
	This field can be u	sed to force the	e T4 DPLL to select	0011	C1.				
	a particular input.	A value of zero	in this field allows	0100	T4 DPLL forced	to select input SE	C2.		
	the T4 input to be		,	1000	T4 DPLL forced	to select input SE	C3.		
	priority and input	monitoring func	tions.	1001	T4 DPLL forced	to select input SE	C4.		
				All other values	Not used.				

Register Name	cnfg_dig_outpu	ıts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> Default Value 000 output frequencies to be SONET or SDH compatible frequencies.			0000 1101*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	on	
7	Not used.			-	-		
6	Digital2 freque SDH.	or the frequencies ncy generator are of this bit is set by		1 0	12352 kHz.	selected from 15	, , ,



FINAL

DATASHEET

Address (hex): 38 (cont...)

Register Name	cnfg_dig_outpu	ıts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> output frequencies to be SONET or SDH compatible frequencies.		Default Value	0000 1101*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	on	
5	dig1_sonsdh Selects whethe	r the frequencies	generated by the	1	Digital1 can be 12352 kHz.	selected from 154	44/3088/6176/
	Digital1 frequer SDH.	ncy generator are	SONET derived or the SONSDHB pin	0	Digital1 can be 16384 kHz.	selected from 204	48/4096/8192/
[4:0]	Not used.			-	-		

Register Name	cnfg_digtial_freq	uencies	Description	(R/W) Configur frequencies of	es the actual Digital1 & Digital2.	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
digital2_frequency digital1_frequency							
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	digital2_frequenc	•	IO Whathauthis is	00	•	544 kHz or 2048	
	SONET or SDH ba	ased is configure	12. Whether this is d by Bit 6	01 10 11	Digital2 set to 6	088 kHz or 4096 176 kHz or 8192 2353 kHz or 163	kHz.
[5:4]	digital1_frequency Configures the frequency of Digital1. Whether this is SONET or SDH based is configured by Bit 5			00 01 10	Digital 1 set to 1544 kHz or 2048 kHz. Digital 1 set to 3088 kHz or 4096 kHz. Digital 1 set to 6176 kHz or 8192 kHz.		
[3:0]	(dig1_sonsdh) of Not used.	Reg. 38.	·	11	-	2353 kHz or 163	



FINAL

DATASHEET

Address (hex): 3A

Register Name	cnfg_differential_outputs		Description	(R/W) Configures the electrical compatibility of the differential output driver O1 to be 3 V PECL or 3 V LVDS.		Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						01_LV	/DS_PECL
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	O1_LVDS_PECL Selection of the electrical compatibility of Output O1 between 3 V PECL and 3 V LVDS.			00 01 10 11	•	bled. PECL compatible. LVDS compatible.	

Register Name	cnfg_auto_bw_sel		Description	(R/W) Register automatic band the TO DPLL pa	1111 1101				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
auto_BW_sel				TO_lim_int					
Bit No.	Description			Bit Value	ue Value Description				
7	auto_BW_sel Bit to select locked b acquisition bandwidt	•	- '	1	Automatically selects either locked or acquisition bandwidth as appropriate. Always selects locked bandwidth.				
[6:4]	Not used.	(o. a.o .o	-	-				
3	T0_lim_int When set to 1 the int limited or frozen whe or max. frequency. Th subsequent overshood Note that when this h frequency value via c and 07) is also frozen	n the DPLL rents can be used when the Inappens, the urrent_DPLL	eaches either min. ed to minimize DPLL is pulling in. reported	1 0	DPLL value froze DPLL not frozen.	n.			
[2:0]	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 3C

Register Name	ne cnfg_nominal_frequency [7:0]		[7:0] used oscilla		used to calibra	(R/W) Bits [7:0] of the register used to calibrate the crystal oscillator used to clock the device.		1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			cnfg_nominal_t	requency_value[7:	:0]			
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	cnfg_nominal_frequency_value[7:0]		-	•	scription of Reg. 3 _frequency_value[

Address (hex): 3D

Register Name	Register Name cnfg_nominal_frequency De [15:8]			(R/W) Bits [15: used to calibra oscillator used device.	,	Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_fre	equency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	`	sed in conjunction requency_value[ncy of the crystale 771 ppm. The description of the	on with Reg. 3C 7:0]) to be able to I oscillator by up to efault value .800 MHz.		oscillator frequence Reg. 3D hex near unsigned int 0.0196229 dec calculate the ak	ram the ppm offse ency, the value in ed to be concaten eger. The value m c. will give the valu osolute value, the ds to be subtracte	Reg. 3C and ated. This value is ultiplied by ie in ppm. To default 39321

Register Name	er Name cnfg_holdover_frequency Description (R/W) Bits [7:0] of the man [7:0] Holdover frequency register		•	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			holdover_free	quency_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	holdover_frequer	ncy_value[7:0]		-	See Reg. 3F (cr	nfg_holdover_frequ	uency) for details.



FINAL

DATASHEET

Address (hex): 3F

Register Name	cnfg_holdover_fr [15:8]	equency	Description	. , ,	(R/W) Bits [15:8] of the manual Holdover frequency register.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			holdover_frequ	ency_value[15:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	in Reg. 3E and Bi programmed Hole This register is de read the sts_curr (Reg. 0C, Reg. 0D The result will the write back to the This register can	register is combited [2:0] of Reg. dover frequency esigned such the rent_DPLL_frequency and Reg. 07) are be in a suitable cnfg_holdover_be programmed Holdover frequency see Bit 5	wined with the value 40 to represent the 7 of the TO DPLL. at software can uency register and filter the value. ble format to simply frequency register. It to read back the quency rather than		DPLL with respe the value in Reg Reg. 40 need to 2's complemen	ect to the crystal os g. 3E and the valu o be concatenated t signed integer. T	I. This value is a

Register Name	cnfg_holdover_modes		Description	(R/W) Register to control the Holdover modes of the TO DPLL.		Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_averaging	fast_averaging	read_average mini_holdover		dover_mode	holdov	er_frequency_valu	ıe [18:16]	
Bit No.	Description			Bit Value	Value Description			
7	7 auto_averaging Bit to enable the use of the averaged frequency			0		ency not used, Ho		
	•	dover. This bit is o r control (Bit 4, <i>ma</i>	•	1	Averaged frequ Holdover mode	ng manual		
6	fast_averaging			0	Slow Holdover frequency averaging ena			
	frequency. Fast a point of approxim	e rate of averaging averaging gives a mately 8 minutes. onse point of appr	-3db response Slow averaging	1	Fast Holdover f	requency averagin	g enabled.	





FINAL

DATASHEET

Address (hex): 40 (cont...)

Register Name	cnfg_holdover_modes		Description	(R/W) Register Holdover mode	to control the es of the TO DPLL.	Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_averaging	fast_averaging	read_average	mini_hold	dover_mode	holdover_frequency_value [18:16]			
Bit No.	Description			Bit Value	Value Description			
5	holdover_freque written to that re frequency. This a averager as part	ether the value re ncy_value register gister, or the aver allows software to of the Holdover a r mode plus softw	r is the value raged Holdover use the internal Igorithm, but use	0	n holdover_frequentit. n a holdover_frequent or slow averaged fi fast_averaging.	uency_value is		
[4:3]	the DPLL when it temporarily lost i state, or last for checked for inac in Holdover, and	a term used to des t is in locked mode ts input. This may many seconds wh tivity. The DPLL be the frequency can ction of ways (inst	e, but it has be a temporary lilst an input is ehaves exactly as be determined	01 10 11				
[2:0]	holdover_freque	ncy_value [18:16]	1	-	See Reg. 3F (cn	nfg_holdover_frequ	uency) for details.	



FINAL

DATASHEET

Address (hex): 41

Register Name	cnfg_DPLL_freq_ [7:0]	limit	Description	(R/W) Bits [7:0 frequency limit	-	Default Value	0111 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			DPLL_freq_	limit_value[7:0]			
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:0]	DPLL_freq_limit_ This register define to which either the source before liming range of the DPLI determined by the when compared the oscillator clocking calibrated using calibrated using call and 3D, then this into account. The offset of the DPLI oscillator frequent	nes the extent of the TO or the TA Don't he TO or the TA Don't he TA Don't he frequency offset of the offset of the device. If the config_nominal_frest calibration is aused DPLL frequency L when compared	PLL will track a sents the pull-in the device is et of the DPLL ne external crystal ne oscillator is equency Reg. 3C atomatically taken is limit limits the		Bits [1:0] of Ro to be concater and represent	culate the frequences. 42 and Bits [7:0] nated. This value is a limit <i>both</i> positive e multiplied by 0.0°	o) of Reg. 41 need a unsigned integer and negative in

Register Name	Register Name cnfg_DPLL_freq_limit [9:8]		Description	(R/W) Bits [9:8 frequency limit		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						DPLL_freq_i	limit_value[9:8]
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL_freq_limit_v	alue[9:8]		-	See Reg. 41 (cn	fg_DPLL_freq_lim	nit) for details.



FINAL

DATASHEET

Address (hex): 43

Register Name	cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked			
Bit No.	Description			Bit Value	Value Description	n		
7	SEC3 interrupt not masked			0	Input SEC3 cannot generate interrupts.			
	Mask bit for input SEC	C3 interrupt.		1	Input SEC3 can	generate interrup	ts.	
[7:2]	Not used.			-	-			
3	SEC2 interrupt not ma	asked		0	Input SEC2 cann	not generate inter	rupts.	
	Mask bit for input SEC	C2 interrupt.		1	Input SEC2 can	generate interrup	ts.	
2	SEC1 interrupt not ma	asked		0	Input SEC1 canr	not generate inter	rupts.	
	Mask bit for input SEC	C1 interrupt.		1	•	generate interrup	•	
[1:0]	Not used.			-	-			

Register Name	cnfg_interrupt_mas [15:8]	sk	Description	(R/W) Bits [15: mask register.	8] of the interrupt	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode interrupt not masked	main_ref_failed interrupt not masked						SEC4 interrupt not masked
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode in	terrupt not mas	sked	0	Operating mode	cannot generate	interrupts.
	Mask bit for operat	ring_mode inter	rupt.	1	Operating mode	can generate inte	errupts.
6	main_ref_failed int	errupt not mas	ked	0	Main reference	failure cannot ger	nerate interrupts.
	Mask bit for main_	ref_failed inter	rupt.	1	Main reference	failure can genera	ate interrupts.
[5:1]	Not used.			-	-		
0	SEC4 interrupt not Mask bit for input S			0 1	•	not generate inter generate interrup	•



FINAL

DATASHEET

Address (hex): 45

Register Name	cnfg_interrupt_mask [23:16]		Description	(R/W) Bits [23:16] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	T4_status interrupt not masked						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		
6	T4_status Mask bit for T4_sta	tus interrupt.		0 1	Change in T4 sta Change in T4 sta	•	•
[5:0]	Not used.			-	-		

Address (hex): 46

Register Name	cnfg_freq_divn [7:0]		Description		of the division s using the DivN	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			divn_	value[7:0]			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0]			-	See Reg. 47 (cr	nfg_freq_divn) for	details.

Register Name	cnfg_freq_divn [13:8]		Description	. , ,	8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit No.	Description			Bit Value	Value Descripti	on	
[7:6]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]	Description		. , ,	8] of the division s using the DivN	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				divn_v	ralue[13:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[5:0]	divn_value[13:8] This register, in co (cnfg_freq_divn) which to divide in The divn feature maximum of 100 value that should 30D3 hex (1249) may result in unresults.	onjunction with Frepresents the ir puts that use the supports input fr MHz; therefore, be written to thi dec.). Use of hi	nteger value by e DivN pre-divider requencies up to the maximum is register is gher DivN values	a		ency will be divide s 1. i.e. to divide k	•

Register Name	cnfg_monitors		Description	(R/W) Configuration register controlling several input monitoring and switching options.		Default Value	0000 0101*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2		Bit 0	
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
Bit No.	Description			Bit Value	Value Descript	ion		
7	monitors to be e	source of the clock ither from the out crystal oscillator.		0 1	Frequency monitors clocked by output of TO DPLI Frequency monitors clocked by crystal oscillator frequency.			
6	from the TO DPLI enabled this will 1149.1 JTAG sta pin. When enable	ther the main_ref L is flagged on the not strictly confor ndard for the func ed the TDO pin will n_ref_fail interrupt	TDO pin. If m to the IEEE ction of the TDO simply mimic the	0 1	Normal mode, TDO complies with IEEE 1149 TDO pin used to indicate the state of the main_ref_fail interrupt status. This allows a to have a hardware indication of a source fa very rapidly.			
5	mode, the device	n a-fast switching m e will disqualify a l ects a few missing	ocked-to source	0	Bucket or frequ	ted source only disc uency monitors. ted source disquali input cycles.		





FINAL

DATASHEET

Address (hex): 48 (cont...)

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0101*		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable		
Bit No.	Description			Bit Value	Value Descript	lue Description			
4	external switching to lock to a pair of the device will be regardless of the SRCSW pin is Location to input SEC2 restriction to the default value.	of sources. If the e forced to lock to e signal present ow, the device wi egardless of the s	vice is only allowed SRCSW pin is High, to input SEC1 on that input. If the II be forced to lock signal present on the	0 1	Normal operation mode. External source switching mode enabled. Operat mode of the device is always forced to be "locke when in this mode.				
3	operation. If Phathere have been input-output phathen it can be frinput-output phathen it can be frinput-output phather Phase Budisabling Phase	n some source sy ase relationship of se Build-out is no ozen. This will ma ase relationship, uild-out events to Build-out could of	been enabled and vitches, then the of the TO DPLL is o longer required, aintain the current	0 1	Phase Build-ou Phase Build-ou events will occ	ut frozen, no further	Phase Build-out		
2	PBO_en Bit to enable Phase Build-out events on source switching. When enabled a Phase Build-out event is triggered every time the TO DPLL selects a new source- this includes exiting the Holdover or Freerun states.			0	degrees phase	ut not enabled. TO E c. ut enabled on sourc			
1		oft_enable e frequency mon es using soft fred		0 1		monitor alarms dis monitor alarms en			
0		ard_enable e frequency mon es using hard fre		0 1		y monitor alarms di y monitor alarms eı			



FINAL

DATASHEET

Address (hex): 49

Register Name	gister Name cnfg_freq_mon_threshold		<u>.</u>		(R/W) Register to set both the hard and soft frequency alarm limits for the monitors on the input reference sources.		Default Value	0010 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	soft_frequency_	_alarm_thresho	'd	hard_frequency_alarm_threshold						
Bit No.	Description	ription Bit Value				e Value Description				
[7:4]	soft_frequency_alarm_threshold Threshold to trigger the soft frequency alarms in the sts_reference_sources registers. This is only used for monitoring.				To calculate the limit in ppm, add one to the 4-value in the register, and multiply by 3.81 ppm limit is symmetrical about zero. A value of 0010 corresponds to an alarm limit of ±11.43 ppm.					
[3:0]	hard_frequency_alarm_threshold Threshold to trigger the hard frequency alarms in the sts_reference_sources registers, which can cause a reference source rejection.				value in the reg limit is symmet		by 3.81 ppm. The value of 0011 bin			

Register Name	cnfg_current_freq_mon_ threshold		hard and limits for		to set both the requency alarm onitors on the ted reference	Default Value	0010 0011			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
cu	current_soft_frequency_alarm_threshold				current_hard_frequency_alarm_threshold					
Bit No.	Description			Bit Value	Value Descript	ion				
[7:4]	current_soft_free Threshold to trig sts_reference_so currently selecte source can be m different limits to	ger the soft frequources register and source. The cur	uency alarm in the pplying to the rently selected uency using	-	value in the reg		by 3.81 ppm. The value of 0010 bin			
[3:0]	current_hard_free Threshold to trigg sts_reference_sc currently selecte	ger the hard freq ources register a	uency alarm in the		value in the reg		by 3.81 ppm. The value of 0011 bin			



FINAL

DATASHEET

Address (hex): 4B

Register Name	cnfg_registers_s	ource_select	Description	(R/W) Register to select the source of many of the registers.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			T4_T0_select	fr	elect		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:5]	Not used.			-	-		
4	T4_T0_select			0	T0 path registe	rs selected.	
	Bit to select betw Reg. OA, OB (sts_ Reg. OC, OD and Reg. 77, 78 (sts_	_priority_table) 07 (sts_current	_DPLL_frequency)	1	T4 path registe	rs selected.	
[3:0]	frequency_meas	urement_chann	el_select	0011	Frequency mea	surement taken fr	rom input SEC1.
	Register to selec	t which input ch	annel the	0111	Frequency mea	surement taken fr	rom input SEC2.
	frequency measu		-	1000	surement taken fr	•	
	(sts_freq_measu	rement) is takeı	n from.	1001 All other values	surement taken fr s to no input chan	•	

Register Name	sts_freq_measurement		Description	(RO) Register for frequency mea can be read.	rom which the surement result	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				ırement_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Reg. 4B (cnfg_rewill represent the to the frequency crystal oscillator	the value of the name the channel not be gisters_source_e offset in freque monitors. This to the device, o	frequency umber selected in _select). This value ency from the clock can be either the or the output of the Bit 7 cnfg_monitors.	calculate the of	2's complement s ifset in ppm of the alue should be mu	selected input	



FINAL

DATASHEET

Address (hex): 4D

Register Name	cnfg_DPLL_soft_lin	nit	Description	soft frequency DPLLs. Exceed	to program the limit of the two ing this limit will beyond triggering a	Default Value	1000 1110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
freq_lim_ph_ loss			D	PLL_soft_limit_v	ralue		
Bit No.	Description			Bit Value	Value Descriptio	n	
7	freq_lim_ph_loss Bit to enable the ph DPLL hits its hard fi Reg. 41 and Reg. 4 results in the DPLL time the DPLL track	requency limit 2 (cnfg_DPLL entering the p	as programmed in _freq_limit). This hase lost state any	0 1	Phase lost/locke Phase lost forced		•
[6:0]	DPLL_soft_limit_va Register to program DPLLs tracks a sou frequency alarm fla sts_operating). This crystal oscillator fre programmed calibra	n to what exter rce before rais g (Bits 5 and a s offset is com equency taking	sing its soft 4 of Reg. 09, pared to the	-	by 0.628 ppm. T	he limit is symme	oly this 7-bit value etrical about zero. lent to ±8.79 ppm.

Register Name	cnfg_upper_thres	shold_0	Description	(R/W) Register activity alarm s Leaky Bucket C	0000 0110		
Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2					Bit 1	Bit O
		Leaky B	Bucket Configuration	on upper_thresho	old_0_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	upper_threshold_0_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (cnfg_decay_rate_0), in which this does not occur, the accumulator is decremented by 1. When the accumulator count reaches the value programmed as the upper_threshold_0_value, the			-	Value at which inactivity alarm	the Leaky Bucket I	will raise an



FINAL

DATASHEET

Address (hex): 51

Register Name	egister Name cnfg_lower_threshold_0 Desc Bit 7 Bit 6 Bit 5		Description	activity alarm r	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		0000 0100
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky	Bucket Configurat	ion lower_thresho	ld_0_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	et operates on a detects that an detects that an erratic, then for the accumular of 1, 2, and the period of 1, 2, and to occur, the accumulation of 1.	input has either or each cycle in tor is incremented, 4, or 8 cycles, as ecay_rate_0), in ccumulator is	-	Value at which inactivity alarm	the Leaky Bucket	will reset an

Register Name	cnfg_bucket_size_0		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 0.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky I	Bucket Configura	ation bucket_size	_0_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	bucket_size_0_value The Leaky Bucket ope during a cycle, it dete failed or has been err which this occurs, the by 1, and for each per programmed in Reg. 5 which this does not or decremented by 1. The number in the Bu programmed into this	erates on a 12 cts that an inpatic, then for a accumulator riod of 1, 2, 4, 53 (cnfg_decacur, the accumulator)	out has either each cycle in is incremented or 8 cycles, as y_rate_0), in mulator is	-		the Leaky Bucket veven with further in	•



FINAL

DATASHEET

Address (hex): 53

Register Name	cnfg_decay_rate_0		Description	(, ,)	to program the k" rate for Leaky ration 0.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						,	et Configuration ate_O_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_O_value The Leaky Bucket or during a cycle, it det failed or has been e which this occurs, th by 1, and for each p programmed in this occur, the accumula The Leaky Bucket ca "decay" at the same	perates on a 1 ects that an ir rratic, then for the accumulator eriod of 1, 2, 4 register, in whater is decrement an be programme rate as the "f	nput has either reach cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.
	effectively at one hathe fill rate.						

Register Name	cnfg_upper_thre	shold_1	Description	activity alarm s	/W) Register to program the Default Value 00 stivity alarm setting limit for eaky Bucket Configuration 1.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		Leaky	Bucket Configurati	on upper_thresho	old_1_value				
Bit No.	Description			Bit Value	Value Descript	ion			
[7:0]	upper_threshold_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (cnfg_decay_rate_1), in which this does not occur, the accumulator is decremented by 1. When the accumulator count reaches the value programmed as the upper_threshold_1_value, the		-	Value at which inactivity alarm	the Leaky Bucket	will raise an			



FINAL

DATASHEET

Address (hex): 55

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1. Bit 4 Bit 3 Bit 2		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4			Bit 1	Bit O
		Leaky	Bucket Configurat	ion lower_thresho	ld_1_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	during a cycle, it failed or has bee which this occurs	to operates on a detects that an detects that an n erratic, then fs, the accumula h period of 1, 2 Reg. 57 (cnfg_d not occur, the a	for each cycle in tor is incremented to 4, 4, or 8 cycles, as ecay_rate_1), in	-	Value at which inactivity alarm	the Leaky Bucket [,]	will reset an
	The lower_thresh the Leaky Bucket		the value at which nactivity alarm.				

Register Name	cnfg_bucket_size_1		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 1.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configura	tion bucket_size	_1_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	bucket_size_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (cnfg_decay_rate_1), in which this does not occur, the accumulator is decremented by 1.		-		the Leaky Bucket even with further ir	•	
	The number in the Bu programmed into this		exceed the value				



FINAL

DATASHEET

Address (hex): 57

Register Name	cnfg_decay_rate_1		Description	. , ,	to program the k" rate for Leaky tration 1.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						,	et Configuration ate_1_value
Bit No.	Bit No. Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as				Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms.
	programmed in this roccur, the accumulate. The Leaky Bucket ca "decay" at the same effectively at one hall the fill rate.	egister, in whom tor is decrement on the programe rate as the "	hich this does not lented by 1. Inmed to "leak" or fill" cycle, or				

Register Name	cnfg_upper_thre	shold_2	Description	activity alarm s	gister to program the Default Value 0 arm setting limit for cket Configuration 2.			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		Leaky	Bucket Configurati	on upper_thresho	old_2_value			
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	by 1, and for eac programmed in F which this does r decremented by	t operates on a detects that an n erratic, then for the accumulation of 1, 2, and the period of 1, 2, and the cocur, the accumulation count reactive upper_thres	input has either or each cycle in tor is incremented 4, or 8 cycles, as ecay_rate_2), in cumulator is aches the value hold_2_value, the	-	Value at which inactivity alarm	the Leaky Bucket	will raise an	



FINAL

DATASHEET

Address (hex): 59

Register Name	cnfg_lower_thres	shold_2	Description	activity alarm r	to program the esetting limit for Configuration 2.	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			Bucket Configurati	ion lower_thresho	ld_2_value		
Bit No.	Bit No. Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_2_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B (cnfg_decay_rate_2), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket	will reset an	
	The lower_thresh		the value at which activity alarm.				

Register Name	cnfg_bucket_size_2		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4 Bit 3		Bit 2	Bit 1	
		Leaky	Bucket Configura	tion bucket_size	_2_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	bucket_size_2_value The Leaky Bucket op during a cycle, it dete failed or has been en which this occurs, the by 1, and for each pe programmed in Reg. which this does not of decremented by 1.	erates on a 1 ects that an ir ratic, then for accumulato eriod of 1, 2, 4 5B (cnfg_dec	put has either each cycle in r is incremented 1, or 8 cycles, as eay_rate_2), in	-		the Leaky Bucket even with further ir	•
	The number in the Bu		exceed the value				



FINAL

DATASHEET

Address (hex): 5B

Register Name	cnfg_decay_rate_2		Description	. , ,	to program the k" rate for Leaky tration 2.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					•		et Configuration ate_2_value
Bit No.	Bit No. Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_2_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in this register, in which this does not occur, the accumulator is decremented by 1. The Leaky Bucket can be programmed to "leak" or "decay" at the same rate as the "fill" cycle, or effectively at one half, one quarter, or one eighth of		00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms.	

Register Name	cnfg_upper_thre	shold_3	Description	(R/W) Register activity alarm s Leaky Bucket C	0000 0110			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		Leaky	Bucket Configurat	ion upper_thresho	old_3_value			
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	by 1, and for eac programmed in F which this does r decremented by	toperates on a detects that an erratic, then for the accumular h period of 1, 2, and occur, the accumulator count react the upper_thres	input has either or each cycle in tor is incremented 4, or 8 cycles, as ecay_rate_3), in cumulator is aches the value hold_3_value, the		Value at which inactivity alarm	the Leaky Bucket	will raise an	



FINAL

DATASHEET

Address (hex): 5D

Register Name	cnfg_lower_thres	shold_3	Description	activity alarm r	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 3.		0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Bucket Configurat	ion lower_thresho	ld_3_value		
Bit No.	Bit No. Description			Bit Value	Value Descripti	on	
[7:0]	lower_threshold_3_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (cnfg_decay_rate_3), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket	will reset an	
	The lower_thresh the Leaky Bucket		the value at which activity alarm.				

Register Name	cnfg_bucket_size	_3	Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 3.		Default Value	0000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			Bucket Configura	tion bucket_size	e_3_value			
Bit No.	Description			Bit Value	Value Descript	ion		
[7:0]	bucket_size_3_va The Leaky Bucket during a cycle, it d failed or has been which this occurs, by 1, and for each programmed in Re which this does no decremented by 1	operates on a 1 letects that an ir erratic, then for the accumulator period of 1, 2, 4 eg. 5F (cnfg_decot occur, the accur.	nput has either reach cycle in or is incremented 4, or 8 cycles, as ay_rate_3), in	-		the Leaky Bucket even with further ir	•	
	The number in the programmed into		exceed the value					





FINAL

DATASHEET

Register Name	cnfg_decay_rate_3		Description		to program the k" rate for Leaky ration 3.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
							et Configuration ate_3_value
Bit No.	Bit No. Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_3_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in this register, in which this does not occur, the accumulator is decremented by 1. The Leaky Bucket can be programmed to "leak" or "decay" at the same rate as the "fill" cycle, or effectively at one half, one quarter, or one eighth of		00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.	



FINAL

DATASHEET

Address (hex): 60

Register Name	cnfg_output_freq (O2)	uency	Description	(R/W) Register to configure and enable the frequencies available on output 02.		Default Value	1000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	output_f	req_02					
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	output_freq_02 Configuration of t output 02. Many dependent on the the T4 APLL. Thes Reg. 65. For more configuring the ou	of the frequencie e frequencies of t se are configured e detail see the d	es available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1111		O cnfg_digital_free O cnfg_digital_free O cnfg_digital_free O cnfg_digital_free O cncy/16. O cy/12. O cy/6. O cy/4. O cy/48. O cy/48. O cy/16. O cy/16. O cy/8.	
[3:0]	Not used.			-	-		

Register Name	cnfg_output_frequency (03)		Description	. , ,	to configure and juencies available	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					output	_freq_03	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		





FINAL

DATASHEET

Address (hex): 61 (cont...)

Register Name	cnfg_output_freq (03)	quency	Description Bit 4	(R/W) Register to configure and enable the frequencies available on outputs 03.			0000 0110
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit O
					output_	_freq_03	
Bit No.	Description	on					
[3:0]	output 03. Many dependent on the the T4 APLL. The Reg. 65. For more	_	es available are the TO APLL and I in Reg. 64 and etailed section on	0000 0001 0010 0011 0100 0101 0111 1000 1001 1010 1011 1100 1101 1110	0 , 0	o cnfg_digital_free corporate corpor	• '





FINAL

DATASHEET

Register Name	cnfg_output_frequency (04 & 01)		Description		to configure and quencies available and O1.	Default Value	1000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	output_i	freq_01			output_	_freq_04	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	output_freq_O1 Configuration of toutput O1. Many dependent on the the T4 APLL. These Reg. 65. For more configuring the or	of the frequenci e frequencies of se are configure e detail see the c	es available are the TO APLL and d in Reg. 64 and detailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110	Output disabled 2 kHz. 8 kHz. TO APLL frequer Digital1 (Reg. 35 TO APLL frequer T4 APLL frequer	ncy/2. O cnfg_digital_fre ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/48. ncy/48. ncy/16.	quencies).
[3:0]	output_freq_O4 Configuration of toutput O4. Many dependent on the the T4 APLL. These Reg. 65. For more configuring the or	of the frequenci e frequencies of se are configure e detail see the c	es available are the TO APLL and d in Reg. 64 and detailed section on	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011 1100 1101 1110		O cnfg_digital_fre O cnfg_digital_fre ncy/48. ncy/16. ncy/12. ncy/8. ncy/6. ncy/4. ncy/4. ncy/48. ncy/48. ncy/16. ncy/16.	



FINAL

DATASHEET

Address (hex): 63

Register Name	cnfg_output_fred (MFrSync)	<i>IFr</i> Sync) ena			to configure and quencies available tput.	Default Value	1100 0000
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MFrSync_en	FrSync_en						
Bit No.	Description			Bit Value	Value Description	on	
7	MFrSync_en			0	Output MFrSync	disabled.	
	Register bit to er (MFrSync).	nable the 2 kHz S	sync output	1	Output MFrSync	enabled.	
6	FrSync_en			0	Output FrSync d	isabled.	
	Register bit to er (FrSync).	nable the 8 kHz S	sync output	1	Output FrSync e	nabled.	
[5:0]	Not used.			-	-		

Register Name	cnfg_T4_DPLL_fi	requency	Description	(R/W) Register to configure the T4 Default Value 0000 010 DPLL and several other parameters for the T4 path.						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
					7	「4_DPLL_frequenc	су			
Bit No.	Description			Bit Value	Value Description					
[7:3]	Not used.			-	-					
[2:0]	the DPLL in the T will also affect th in turn, affects th O1 - O4 see Reg. not use the T4 D run directly from (cnfg_TO_DPLL_required from the	gure the frequent of the frequency of the frequency of the frequencies at 60 - Reg. 62. It PLL at all, but us the TO DPLL out frequency). If an e T4 APLL then the firequent of the firequency o	acy of operation of Juency of the DPLL which, vailable at outputs is also possible to se the T4 APLL to tput, see Reg. 65 y frequencies are the T4 DPLL should input is squelched	000 001 010 011 100 101 110 111	12E1, T4 APLL fr 16E1, T4 APLL fr 24DS1, T4 APLL 16DS1, T4 APLL E3, T4 APLL freq	` ,	4 MHz. 72 MHz. 224 MHz. 16 MHz. MHz.			



FINAL

DATASHEET

Address (hex): 65

Register Name	cnfg_TO_DPLL_fi	requency	Description	ription (R/W) Register to configure the TO Default Value 0000 0 DPLL and several other parameters for the TO path.							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
T4_meas_T0_ ph	T4_APLL_for_ T0	T0_freq_t	o_T4_APLL		TO)_DPLL_frequer	псу				
Bit No.	Description			Bit Value	Value Description						
7	to measure phas enabled the T4 p detector is used	ntrol the feature t e offset from the ath is disabled ar	nd the phase hase between the	0	Normal- T4 Path n T4 DPLL disabled, measure phase be selected T4 input.	T4 phase detected	ctor used to				
6	input from the T4	DPLL or the TO I then the frequen	T4 APLL takes its DPLL. If the T0 cy is controlled by	0	T4 APLL takes its input from the T4 DPLL. T4 APLL takes its input from the T0 DPLL.						
[5:4]	•		y driven to the T4 APLL_for_TO.	00 01 10 11	12E1, T4 APLL frequency = 98.304 MHz. 16E1, T4 APLL frequency = 131.072 MHz. 24DS1, T4 APLL frequency = 148.224 MHz. 16DS1, T4 APLL frequency = 98.816 MHz.						
3	Not used.			-	-						
[2:0]	TO_DPLL_freque Register to config the DPLL/APLL ir	gure the frequenc	•	000 001	77.76 MHz, digita TO APLL frequency 77.76 MHz, analo	y = 311.04 MHz	7.				
	the frequencies a Reg. 60 - Reg. 63	available at outpu		010 011 100 101 110 111	TO APLL frequency 12E1, TO APLL fre 16E1, TO APLL fre 24DS1, TO APLL fi 16DS1, TO APLL fi Not used. Not used.	y = 311.04 MHz quency = 98.30 quency = 131.0 requency = 148	04 MHz. 072 MHz. 3.224 MHz.				

Register Name	tegister Name cnfg_T4_DPLL_bw				(R/W) Register bandwidth of th	to configure the ne T4 DPLL.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						T4_DPLL	_bandwidth	
Bit No.	Description			Bit Value	Value Description	on		
[7:2]	Not used.			-	-			



FINAL

DATASHEET

Address (hex): 66 (cont...)

Register Name	gister Name cnfg_T4_DPLL_bw		Description	(R/W) Register bandwidth of th	to configure the ne T4 DPLL.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						T4_DPLL	_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[1:0]	T4_DPLL_bandwidth Register to configure		ridth of the T4 DPLL.	00 01 10 11	T4 DPLL 18 Hz T4 DPLL 35 Hz T4 DPLL 70 Hz Not used.	oandwidth.	

Register Name	cnfg_TO_DPLL_lo	ocked_bw	Description	(R/W) Register to bandwidth of the phase locked to	e TO DPLL, when	Default Value	0000 1101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					TO_DPLL_loc	ked_bandwidth		
Bit No.	Description		Bit Value	Value Description				
[7:4]	Not used.			-	-			
[3:0]	when locked to a used to control w	ure the bandwing in input reference the contract the cont	dth of the TO DPLL ce. Reg. 3B Bit 7 is dwidth is used all of ed to when phase	1000 1001 1010 1011 1100 1101 1111 0000 0001	TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz lo TO DPLL 8 Hz lo TO DPLL 18 Hz I TO DPLL 35 Hz I		- - - - -	



FINAL

DATASHEET

Address (hex): 69

Register Name	cnfg_TO_DPLL_a	cq_bw	Description	(R/W) Register t bandwidth of th not phase locke	e TO DPLL, when	Default Value	0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					TO_DPLL_acqu	isition_bandwidth	1
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		
[3:0]	[3:0] TO_DPLL_acquisition_bandwidth Register to configure the bandwidth of the TO DPLL when acquiring phase lock on an input reference. Reg. 3B Bit 7 is used to control whether this bandwidth is not used or automatically switched to when not phase locked.				TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz ac TO DPLL 8 Hz ac TO DPLL 18 Hz ac TO DPLL 18 Hz ac	acquisition bands acquisition bands acquisition bands acquisition bands acquisition bands cquisition bands acquisition bands acquisition bands acquisition bands	width. width. width. width. dth. dth. vidth.

Register Name	cnfg_T4_DPLL_damping Description			. , ,	•	Default Value	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T-	4_PD2_gain_ald	og_8k			T4_damping	
Bit No.	Description			Bit Value	Value Descripti	on	
7	Not used.			-	-		
[6:4]	when locking to analog feedback	rol the gain of that reference of 8 mode. This set election is enab	ne Phase Detector 2 3 kHz or less in cting is only used if oled in Reg. 6C Bit 7,	-		ne Phase Detector ence in analog feed	•
3	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 6A (cont...)

Register Name	cnfg_T4_DPLL_dam	nping	Description	(R/W) Register damping factor along with the Detector 2 in s	of the T4 gain of Pha	DPLL, ase	Default Value	0001 0011
Bit 7	Bit 6	Bit 3	Bit 2		Bit 1	Bit 0		
	T4_P				T4_damping			
Bit No.	Description			Bit Value	Value D	escriptio	n	
[2:0]	T4_damping Register to configure DPLL. The bit values damping factors, de selected. Damping f (011). The Gain Peak for th Value Description (r	s corresponds pending on th factor of 5 bein ne Damping Fa	to different e bandwidth ng the default actors given in the	001 010 011 100 101		35 Hz 1.2 2.5 5 10	-	lowing bandwidths
	Damping Factor		Gain Peak	110	Not use	ed.		
	1.2 2.5 5 10 20		0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	111	Not use	ed.		

Register Name	cnfg_TO_DPLL_c	damping	Description	damping factor	to configure the of the TO DPLL, gain of the Phase ome modes.	Default Value	0001 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	TO_PD2_gain_alog_8k				TO_damping				
Bit No.	Description			Bit Value	Value Descripti				
7	Not used.			-	-				
[6:4]	when locking to analog feedback	rol the gain of the a reference of 8 mode. This set election is enab	ne Phase Detector 2 3 kHz or less in tting is only used if oled in Reg. 6D Bit 7,	-		ne Phase Detector nce in analog feed	2 when locking to dback mode.		
3	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 6B (cont...)

Register Name	cnfg_TO_DPLL_dampin	g Description	damping factor along with the	(R/W) Register to configure the damping factor of the TO DPLL, along with the gain of the Phase Detector 2 in some modes.				0001 0011	
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit 2		Bit 1		Bit O	
	TO_PD2_				TO_da	mping			
Bit No.	Description		Bit Value	Value D	escriptio	n			
[2:0]	TO_damping Register to configure th DPLL. The bit values co damping factors, deper selected. Damping fact (011). The Gain Peak for the D Value Description (right	001 010 011 100 101	frequer <u><4 Hz</u> 5 5 5 5 5	ecy select 8 Hz 2.5 5 5 5 5	_	35 Hz 1.2 2.5 5 10 10	70 Hz 1.2 2.5 5 10 20		
	Damping Factor	Gain Peak	000 110	Not use					
	1.2 2.5 5 10 20	111	Not use	ed.					

Register Name	gain of Phase Detecto modes for the T4 DPLI Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 I_PD2_gain_		Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the T4 DPLL.			1100 0010
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T4_PD2_gain_ enable				T4_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Descripti	on	
7	T4_PD2_gain_enable			0 1	T4 DPLL Phase	ned according to t ck mode ck mode	nabled and choice



FINAL

DATASHEET

Address (hex): 6C (cont...)

Register Name	cnfg_T4_DPLL_F	PD2_gain	Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the T4 DPLL.		Default Value	1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
T4_PD2_gain_ enable	T4_PD2_gain_alog				Т	4_PD2_gain_dig	ital	
Bit No.	Description			Bit Value	Bit Value Value Description			
[6:4]	when locking to a analog feedback	rol the gain of Pha a reference, highe a mode. This settir delection is disable	er than 8 kHz, in ng is not used if	-	Gain value of Pha high frequency re		hen locking to a og feedback mode.	
3	Not used.			-	-			
[2:0]	when locking to a mode. This setting	gital ol the gain of Pha a reference in digi ng is always used bled in Bit 7, T4_F	ital feedback if automatic gain	-	Gain value of Pha reference in digit		hen locking to any de.	

Register Name	cnfg_TO_DPLL_P	D2_gain	Description	. , ,	to configure the Detector 2 in some TO DPLL.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TO_PD2_gain_ enable	7	⁻ O_PD2_gain_a	log			TO_PD2_gain_dig	ital
Bit No.	Description			Bit Value	Value Description	on	
7	TO_PD2_gain_en	able		0 1	TO DPLL Phase I	ned according to t k mode ck mode	ed. nabled and choice he locking mode:
[6:4]	TO_PD2_gain_ald Register to control when locking to a analog feedback automatic gain se TO_PD2_gain_en	ol the gain of Ph reference, high mode. This sett election is disab	ner than 8 kHz, in ing is not used if	-		ase Detector 2 w reference in analo	hen locking to a og feedback mode.
3	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 6D (cont...)

Register Name	Bit 7 Bit 6 Bit 5 Bit 2_gain_ TO_PD2_gain_alog		Description	. , ,	to configure the Detector 2 in some TO DPLL.	Default Value	1100 0010
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit O
TO_PD2_gain_ enable			alog		T0_PD2_gain_digital		
Bit No.	Description			Bit Value	Value Descripti	on	
[2:0]	TO_PD2_gain_digital Register to control the gain of Phase Detector 2 when locking to a reference in digital feedback mode. This setting is always used if automatic gain selection is disabled in Bit 7, TO_PD2_gain_enable.			-		nase Detector 2 w ital feedback mod	hen locking to any le.

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0] of the phase offset control register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offs	set_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	tion	
[7:0]	7:0] phase_offset_value[7:0] Register forming part of the phase offse		se offset control.	-	See Reg. 71, c details.	nfg_phase_offset[:	15:8] for more



FINAL

DATASHEET

Address (hex): 71

Register Name	cnfg_phase_offset [15:8]		Description	(R/W) Bits [15: offset control r	8] of the phase egister.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[Register forming part the phase offset regis is locked to an input, internal signals becoorder to avoid this, th "ramped" to the new only ever adjusted withen this is not neces "ramping" can be disconfg_sync_monitor. This register is ignore Phase Build-out is en Reg. 76.	t of the phasester is writted then it is porme out of syme phase offer value. If the hen the devissary, and the babled, see I and has red	n to when the DPLL ossible that some ynchronization. In set is automatically e phase offset is ice is in Holdover, nis automatic Reg. 7C,		the contents of This value is a number. The value is a number. The value is a number. The value of the picoseconds. The phase offs "traditional" de represents a frinternal 77.76 represented m value of the reinternal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be covalue of 1024 produce a comoutput clock. NoteThe exactlock is determined in Locked in the locked to in	the period, and he decreased by 1 ppn into the phase offs plete inversion of the ct period of the interiored by the current	ase_offset[7:0]. Inent signed 6.279 represents ffset in control to a per 6.279 actually the period of an in, therefore, be ollows. Each bit the period of the by 2 ¹¹ . It to a reference the phase in. Programming a tet register will the 77.76 MHz depends on that of r Free-run it

Register Name	cnfg_PBO_phas	se_offset	Description		(R/W) Register to offset the mean time error of Phase Build-out events.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 72 (cont...)

Register Name	cnfg_PBO_phase	e_offset	Description	(R/W) Register time error of Ph events.	to offset the mean nase Build-out	Default Value Bit 1	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit O
				PBO_pi	nase_offset		
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	mean error over designed to be ze	se Build-out evertainty of up to stainty of up to stone to a phase hit of a large number ero. This register offset into eacect of moving the	ons introduced on the output. The of events is or can be used to the PBO event. This	-	number. The val programmed off than +1.4 ns or	ue multiplied by (ds. Values greater should NOT be

Register Name	cnfg_phase_los	s_fine_limit	Description	(R/W) Register to configure some Default Value 1010 0010 of the parameters of the TO DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
fine_limit_en	noact_ph_loss	narrow_en			p	hase_loss_fine_l	imit	
Bit No.	Description			Bit Value	Value Descriptio	n		
7	Bits [2:0]. When determined by the	Reg. 74,	lock/loss is	0 1	Phase loss indication only triggered by other mean Phase loss triggered when phase error exceeds limit programmed in phase_loss_fine_limit, Bits [2:0].			
6	rapidly. Normally condition, it doe and will phase to when a source be giving tolerance indicated, then finstigated (±360)	ock to the nearest becomes available to missing cycles frequency and ph 0° locking). This b to indicate phase	detects this ase lock to be lost t edge (±180°) e again, hence . If phase loss is ase locking is it can be used to	0	No activity on ref indication. No activity trigge		trigger phase lost ication.	



FINAL

DATASHEET

Address (hex): 73 (cont...)

Register Name				(R/W) Register to configure some of the parameters of the TO DPLL phase detector. Default Value 1010 0010				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
fine_limit_en	noact_ph_loss	narrow_en			ph	ase_loss_fine_l	limit	
Bit No.	Description	1						
5	narrow_en (test Set to 1 (default	,		0 1	Set to 1			
[4:3]	Not used.			-	-			
[2:0]	the phase limit a lost or locked. The window size of a position of the in- the window limit indicates phase any time then ph For most cases the satisfactory. The to the value, so a	y Bit 7, this regis at which the deviance default value round ±90 - 180 aputs to the DPLI for 1 - 2 second lock. If it is outsinase loss is immediate default value window size chapted a value of 1 (001)	has to be within be before the device de the window for ediately indicated.	000 001 010 011 100 101 110 111	Do not use. Indica Small phase wind Recommended va))) Larger phase win)	ow for phase lo alue.	ck indication.	

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 of the parameters of the TO DPLL phase detector.			1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			_coarse_limit		
Bit No.	Description			Bit Value	Value Description	n	
7	whose range is on phase_loss_coal sets the limit in the sets to the sets th	nable the coarse pletermined by rse_limit Bits [3:0 he number of inpurase can move by]. This register ut clock cycles (UI)	0	detector.	ered when phase	parse phase lock error exceeds the coarse_limit,





FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	coarse_limit	Description	(R/W) Register to configure some of the parameters of the TO DPLL phase detector. Default Value 1000 0101					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit			
Bit No.	Description			Bit Value Value Description					
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke many cycles (UI).	and still do direct percently rate (up to 77 ector and phase le it enables the widows the device to ep track of, drifts. The range of the register used for	.76 MHz), a wide ock detector is de range phase be tolerant to, in input phase of e phase detector	0	Wide range phase detector off. Wide range phase detector on.				
5	detector to be us	se result from the sed in the DPLL al et when this is act	gorithm. Bit 6	0	ector limited to ± ill remember its ny thousands of	original phase			
	over many thous excellent jitter ar enables that pha algorithm, so tha a faster pull-in of the phase measure can give a slower frequencies, but overshoot. Setting this bit in with a 19.44 MH dynamic response.	ands of input cycled wander tolerant use result to be use the alarge phase most the DPLL. If this lurement is limited repull-in rate at high could also be used a direct locking most input, would give as a 19.44 MHz, where the input	ce. This bit led in the DPLL leasurement gives bit is not set then I to ±360° which gher input led to give less lode, for example le the same I to to the same I to the the the the the same I to the the the same I to the the the the the same I to the the the the the the the same I to the	1	DPLL phase dete phase detector re ±360° x 8191 UI	esult. It can now	measure up to:		
4	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 010 of the parameters of the TO DPLL phase detector.				
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp		phase_loss_coarse_limit				
Bit No.	Description			Bit Value	Value Description	1		
[3:0]	phase_loss_coai	rse_limit		0000	Input phase error	tracked over ±2	1 UI.	
	Sets the range of	f the coarse phas	e loss detector	0001	Input phase error	tracked over ±3	3 UI.	
	and the coarse p	hase detector.		0010	Input phase error	tracked over ±7	7 UI.	
	_	a high frequency	_	0011	Input phase error			
	_	r than 0.5 UI is re	•	0100	Input phase error	tracked over ±3	31 UI.	
		figured to track p		0101	Input phase error			
	• •	periods. This is p	•	0110	Input phase error			
	•	ndwidths. This reg	_	0111	Input phase error			
	•	er which the input	•	1000	Input phase error			
		ets the range of tl		1001	Input phase error			
	*		vith or without the	1010	Input phase error			
	•	apture range capa	•	1011	Input phase error			
	This register valu	ue is used by Bits	6 and 7.	1100-1111	Input phase error	tracked over ±8	3191 UI.	

Register Name	cnfg_phasemon		Description	. , ,	to configure the function for low ts.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5 Bit 4		Bit 3	Bit 2	Bit 1	Bit O
ip_noise_ window							
Bit No.	Description			Bit Value	Value Descripti	on	
7	ip_noise_window Register bit to enable around low-frequent feature ensures that outside the 5% wind will not be considered any possible phase connection is remove possible.	cy inputs (2, 4 at any edge cau dow where the ed within the D hit when a low	and 8 kHz). This used by noise edge is expected PLL. This reduces v-frequency			all edges for phas put edges outside	•
[6:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 77

Register Name	sts_current_phase [7:0]		Description	` ,	(RO) Bits [7:0] of the current phase register.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Descript	tion	
[7:0]	current_phase Bits [7:0] of the curre sts_current_phase [2]		O	-	See Reg. 78 si	s_current_phase [.	15:8] for details.

Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	(RO) Bits [15:8] of the current phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2		Bit O
			current_				
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	current_phase Bits [15:8] of the cur register is used to re- detector of either the according to Reg. 4B is averaged in the ph approx. 100 Hz band available.	ad either fro e TO DPLL or Bit 4 <i>T4_T0</i> ase average	m the phase the T4 DPLL, Select. The value or (filter with	- e	with the value This 16-bit value integer. The value averaged value	is register should to in Reg. 77 sts_currouse is a 2's compler of the multiplied by 0 se of the current phaseasured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

Register Name	cnfg_phase_ala	ase_alarm_timeout Description		(RO) Register to long before a p raised on an in		Default Value	0011 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				timeout_value					
Bit No.	Description			Bit Value	Value Descripti	on			
[7:6]	Not used.			-	-				



FINAL

DATASHEET

Address (hex): 79 (cont...)

Register Name	cnfg_phase_alar	rm_timeout	Description	long before a p	(RO) Register to configure how long before a phase alarm is raised on an input		0011 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1		
				time	eout_value			
Bit No.	Description			Bit Value	Value Descript	ion		
[5:0]	the TO DPLL is a input has been re is no way to mea because it is no phase alarms ca	ttempting to loc ejected due to a sure whether it longer selected in either remain eout after 128 s	a phase alarm, there is good again, by the DPLL. The until reset by second, as selected	-	time before a p input. The valu seconds. This t controlling stat Pre-locked2 or	hase alarm will be e multiplied by 2 g ime value is the tir e machine will spe	ives the time in me that the and in Pre-locked, before setting the	

Register Name	cnfg_sync_pulses		Description	Sync outputs, a	2 kHz and 8 kHz	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse		
Bit No.	Description			Bit Value	alue Value Description				
7	2k_8k_from_T4 Register to select the and 8 kHz outputs a	•	•	0 1	2/8 kHz on 01 to 04 generated from the TO DPLL. 2/8 kHz on 01 to 04 generated from the T4 DPLL.				
[6:4]	Not used.			-	-				
3	8k_invert Register bit to invert	the 8 kHz out	put from FrSync.	0 1	8 kHz FrSync output not inverted. 8 kHz FrSync output inverted.				
2	8k_pulse Register bit to enable the 8 kHz output from FrSync to be either pulsed or 50:50 duty cycle. Output 03 must be enabled to use "pulsed output" mode on the FrSync output, and then the pulse width on the FrSync output will be equal to the period of the output programmed on 03.			0 1	8 kHz FrSync o 8 kHz FrSync o	output not pulsed. output pulsed.			
1	2k_invert Register bit to invert MFrSync.	the 2 kHz out	put from	0 1	•	output not inverte output inverted.	d.		



FINAL

DATASHEET

Address (hex): 7A (cont...)

Register Name	Register Name cnfg_sync_pulses		Description	(R/W) Register to configure the Sync outputs, and select the source for the 2 kHz and 8 kHz outputs from 01 to 04.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descripti	on	
0	2k_pulse Register bit to enab MFrSync to be eithe Output 03 must be mode on the MFrSy width on the MFrSy period of the output	er pulsed or 5 enabled to us nc output, an nc output will	0:50 duty cycle. se "pulsed output" d then the pulse be equal to the	0 1	2 kHz MFrSync 2 kHz MFrSync	output not pulsed output pulsed.	

Register Name	cnfg_sync_phase	Description		(R/W) Register to configure the behavior of the synchronization for the external frame reference.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Description	on	
7	indep_FrSync/MFrSync This allows the option of either maintaining alignment of FrSync and other clock outputs during synchronization from the SYNC2K input, or whether to not maintain alignment to all clocks and so not disturb any of the output clocks			0	MFrSync & FrSync outputs are always aligned wother output clocks. MFrSync & FrSync outputs are independent of coutput clocks.		
6	Sync_OC-N_rates This allows the SY OC-3 derived clock between the FrSyl allow a finer samp input of either 19	ks in order to mand output and ou	aintain alignment utput clocks and f the SYNC2K	0	SYNC2K input. 6.48 MHz precises the input refeatllows the SYNC 38.88 MHz input and output aligned the current clock.	sion. 6.48MHz sho erence clock. C2K to operate wit at clock reference. Inment to 19.44 M k input is 19.44 N	t is sampled with a buld be provided the a 19.44 MHz or linguishing Hz is used when MHz, otherwise
[5:2]	Not used.				38.88 MHz sam	ipling precision is	used.



FINAL

DATASHEET

Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase		Description	behavior of the	to configure the synchronization frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Description	on	
[1:0]	Sync_phase			00	On target.		
	Register to control	the sampling o	of the external Sync	01	0.5 U.I. early		
	input. Nominally th	ne falling edge	of the input is	10	1 U.I. late		
	aligned with the fa The margin is ±0.5		ne reference clock. rval).	11	0.5 U.I. late.		

Register Name	cnfg_sync_monit	or	Description		(R/W) Register to control the phase offset automatic ramping feature. Default Value		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ph_offset_ramp							
Bit No.	Description			Bit Value	Value Description	on	
7	ph_offset_ramp Register bit to for calibration, see R	•		0		tomatically rampe v value when ther	
	The calibration ro and puts the devi ramps the phase output and feedb phase offset to th Reg. 70 or 71., he Throughout this p phase offset is vis	ice in holdover woffset to zero, reack dividers and ecurrent prographoldover is then to coccedure, no ch	while it internally esets all internal I then ramps the ammed value from urned off.	1		et internal calibra when this is comp	
[6:0]	Not used.			-	-		



FINAL

DATASHEET

Address (hex): 7D

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt outpu	•	Default Value	0000 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
					GPO_en	tristate_en	int_polarity	
Bit No.	Description			Bit Value	Value Descrip	tion		
[7:3]	Not used.			-	-			
2	GPO_en (Interrupt General output pin is not re allow the pin to be output. The pin wil polarity control bit	equired, then see used as a gene Il be driven to th	etting this bit will eral purpose	0	Interrupt output pin used for interrupts. Interrupt output pin used for GPO purpose.			
1	tristate_en The interrupt can lead to connected directly with other sources	to a processor		0 1	Interrupt pin always driven when inactive. Interrupt pin only driven when active, high-impedance when inactive.			
0	int_polarity The interrupt pin o High or Low.	an be configure	ed to be active	0	interrupt.	n driven <i>Low</i> to indi in driven <i>High</i> to ind		

Register Name	egister Name cnfg_protection		Description	(R/W) Protection protect against software writes	erroneous	Default Value	1000 0101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			protecti	on_value				
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:0]	protection_value This register can be software writes a specific control or c			0000 0000 - 1000 0100	Protected mode.			
	before being able to device. Three mode	o modify any o	ther register in the	1000 0101	Fully unprotected	d.		
	(i) protected (ii) fully unprotected	d		1000 0110	Single unprotect	ed.		
	(iii) single unprotect When protected, no be written to. When register in the devic unprotected, only o the device automat	o other registe n fully unprote ce can be writt ne register ca	cted, any writeable en to. When single n be written before	1000 0111 - 1111 1111	Protected mode.			

FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8522A allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE $1149.1^{[5]}$, with the following minor exceptions, and the user should refer to the standard for further information.

- The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 14.

Over-voltage Protection

The ACS8522A may require Over-Voltage Protection on input reference clock ports according to ITU recommendation K.41^[16]. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ± 100 mA to JEDEC Standard No. 78 August 1997.

Figure 14 JTAG Timing




Table 21 JTAG Timing (for use with Figure 14)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns

FINAL

DATASHEET

Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 22, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 22 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	-0.5	3.6	V
Input Voltage (non-supply pins)	V _{IN}	-	3.6	V
Output Voltage (non-supply pins)	V _{OUT}	-	3.6	V
Ambient Operating Temperature Range	T _A	0	+70	°C
Storage Temperature	T _{STOR}	-50	+150	°С

Operating Conditions

Table 23 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+,VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	3.135	3.3	3.465	V
Ambient Temperature Range	T _A	0	-	+70	°C
Supply Current (Typical - one 19 MHz output)	I _{DD}	-	110	200	mA
Total Power Dissipation	P _{TOT}	-	360	720	mW

DC Characteristics

Table 24 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μΑ



FINAL

DATASHEET

Table 25 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V_{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 26 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 27 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{OUT} Low (I _{OL} = 4 mA)	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4 mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 28 DC Characteristics: PECL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Output Low Voltage (Note (i))	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output High Voltage (Note (i))	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note (i))	V _{ODPECL}	580	-	900	mV

Note: (i) With 50 Ω load on each pin to V_{DD} -2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD} .

FINAL

DATASHEET

Figure 15 Recommended Line Termination for PECL Output Ports





Table 29 DC Characteristics: LVDS Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Note: (i) With 100 Ω load between the differential outputs.

Figure 16 Recommended Line Termination for LVDS Output Port





FINAL

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI pk-pk max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 30 Output Jitter Generation

Test Definition			Conditions		Jitter Spec	ACS8522A Jitter
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
$G813^{[11]}$ for 155 MHz o/p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 pk-pk	0.067 pk-pk
				8k lock	=	0.065 pk-pk
$G813^{[11]} \& G812^{[10]} for 2.048 MHz option 1$	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
G813 ^[11] for 155 MHz o/p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.076 pk-pk
G812 ^[10] for 1.544 MHz o/p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk
G812 ^[10] for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
G812 ^[10] for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 pk-pk	0.065 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 pk-pk	0.012 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 pk-pk	0.012 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SSU o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
ETS-300-462-5 ^[4] for 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
ETS-300-462-5 ^[4] for 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.067 pk-pk
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.027 pk-pk
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.017 pk-pk
GR-253-CORE ^[17] net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.118 pk-pk
GR-253-CORE ^[17] net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.067 pk-pk
GR-253-CORE ^[17] cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.076 pk-pk
					0.01 rms	0.006 rms





FINAL

DATASHEET

Table 30 Output Jitter Generation

Test Definition			Conditions			ACS8522A Jitter
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
GR-253-CORE ^[17] cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.018 pk-pk
					0.01 rms	0.003 rms
GR-253-CORE ^[17] DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.001 pk-pk
					0.01 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	10 Hz - 8 kHz	4 Hz	1.544 MHz	8k lock	0.02 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	8 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 ^[2] for 1.544 MHz	Broadband	4 Hz	1.544 MHz	8k lock	0.05 rms	<0.001 rms
G-742 ^[8] for 2.048 MHz	DC - 100 kHz	4 Hz	2.048 MHz	8k lock	0.25 rms	0.012 rms
G-742 ^[8] for 2.048MHz	18 kHz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
G-736 ^[7] for 2.048MHz	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
GR-499-CORE ^[18] & G824 ^[14] for 1.544 MHz	10 Hz - 40kHz	4 Hz	1.544 MHz	8k lock	5.0 pk-pk	0.006 pk-pk
GR-499-CORE ^[18] & G824 ^[14] for 1.544 MHz	8 kHz - 40kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.006 pk-pk
GR-1244-CORE ^[19] for 1.544 MHz	> 10 Hz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk


Note...This table is only for comparing the ACS8522A output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.

FINAL

DATASHEET

Input/Output Timing

Figure 17 Input/Output Timing with Phase Build-out Off




FINAL

DATASHEET

Package Information

Figure 18 LQFP Package



Notes

- The top package body may be smaller than the bottom package body by as much as 0.15 mm.
- To be determined at seating plane.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- Details of pin 1 identifier are optional but will be located within the zone indicated.
- Exact shape of corners can vary.
- A1 is defined as the distance from the seating plane to the lowest point of the package body.
- These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 8 Shows plating.

Table 31 64 Pin LQFP Package Dimension Data (for use with Figure 18)

Dimensions in mm	D/E	D1/E1	A	A1	A2	е	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min.	-	-	1.40	0.05	1.35	-	11º	11º	0°	0°	0.08	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	12.00	10.00	1.50	0.10	1.40	0.50	12°	12°	-	3.5°	ı	ı	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	-	13°	13°	-	7°	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16


FINAL

DATASHEET

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 19 Typical 64 Pin LQFP Footprint



Notes: (i) Solderable to this limit.


- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.

FINAL

DATASHEET

Application Information

Figure 20 Simplified Application Schematic





FINAL

DATASHEET

Abbreviations

E1

APLL Analogue Phase Locked Loop
BITS Building Integrated Timing Supply
DFS Digital Frequency Synthesis
DPLL Digital Phase Locked Loop
DS1 1544 kbit/s interface rate
DTO Discrete Time Oscillator

2048 kbit/s interface rate

I/O Input - Output LOS Loss Of Signal

LQFP Low profile Quad Flat Pack
LVDS Low Voltage Differential Signal
MTIE Maximum Time Interval Error

NE Network Element

OCXO Oven Controlled Crystal Oscillator

PBO Phase Build-out

PDH Plesiochronous Digital Hierarchy
PECL Positive Emitter Coupled Logic
PFD Phase and Frequency Detector

PLL Phase Locked Loop
POR Power-On Reset
ppb parts per billion
ppm parts per million
pk-pk peak-to-peak
rms root-mean-square

RO Read Only R/W Read/Write

SDH Synchronous Digital Hierarchy
SEC SDH/SONET Equipment Clock

SETS Synchronous Equipment Timing source

SONET Synchronous Optical Network
SSU Synchronization Supply Unit
STM Synchronous Transport Module

TDEV Time Deviation

TCXO Temperature Compensated Crystal

Oscillator

UI Unit Interval XO Crystal Oscillator

References

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard

[2] AT & T 62411 (12/1990)

ACCUNET® T1.5 Service description and Interface Specification

[3] ETSI ETS 300 462-3, (01/1997)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization

networks

[4] ETSI ETS 300 462-5 (09/1996)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[5] IEEE 1149.1 (1990)

Standard Test Access Port and Boundary-Scan

Architecture

[6] ITU-T G.703 (10/1998)

Physical/electrical characteristics of hierarchical digital

interfaces

[7] ITU-T G.736 (03/1993)

Characteristics of a synchronous digital multiplex

equipment operating at 2048 kbit/s

[8] ITU-T G.742 (1988)

Second order digital multiplex equipment operating at

8448 kbit/s, and using positive justification

[9] ITU-T G.783 (10/2000)

Characteristics of synchronous digital hierarchy (SDH)

equipment functional blocks

[10] ITU-T G.812 (06/1998)

Timing requirements of slave clocks suitable for use as

node clocks in synchronization networks

[11] ITU-T G.813 (08/1996)

Timing characteristics of SDH equipment slave clocks

(SEC)

[12] ITU-T G.822 (11/1988)

Controlled slip rate objectives on an international digital

connection

[13] ITU-T G.823 (03/2000)

The control of jitter and wander within digital networks

which are based on the 2048 kbit/s hierarchy

ACS8522A SETS LITE



ADVANCED COMMS & SENSING

FINAL

DATASHEET

[14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

[15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH)

[16] ITU-T K.41 (05/1998)

Resistability of internal interfaces of telecommunication centres to surge overvoltages

[17] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

Trademark Acknowledgements

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET® is a registered trademark of AT & T.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.

ACS8522A SETS LITE



ADVANCED COMMS & SENSING

FINAL

DATASHEET

Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design.

The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design.

The datasheet is only raised to FINAL status after the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 1.00) of the ACS8522A datasheet. Changes made for this document revision are given in Table 32, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 32 Revision History

Notes

Revision	Reference	Description of Changes			
1.00/September 2007	Page 106	Table 22 & 23 updated to revised specification.			



FINAL

DATASHEET

Ordering Information

Table 33 Parts List

Part Number	Description				
ACS8522A	SETS LITE Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems				
ACS8522AT	Lead (Pb)-free version available (ACS8522AT), RoHS and WEEE compliant.				

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications, and is not authorized or warranted for such use.

Right to change- Changes may be made to this product without notice. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contacts

Semtech Corporation Advanced Communications & Sensing Products

	E-mail: sales@semtech.com	acsupport@semtech.com	Internet: http://www.semtech.com				
USA	200 Flynn Road, Camarillo, CA 9 Tel: +1 805 498 2111 Fax: +1 8						
FAR EAST	12F, No. 89 Sec. 5, Nanking E. Road, Taipei, 105, TWN, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390						
EUROPE	Semtech Ltd., Units 2 & 3, Park (Tel: +44 (0)1794 527 600 Fax:		lustrial Estate, Romsey, Hampshire, S051 9DN.				



ISO9001 CERTIFIED