# **Document Title**

# 128K x16 bit Low Power and Low Voltage CMOS Static RAM

# **Revision History**

Revision No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Initial Draft	October 1, 1997	Preliminary
1.0	Finalize - Change operation voltage: Vcc=2.3~3.3V → Vcc=2.3~2.7V - Release operating current Icc=2mA → 5mA Icc1 Read/Write=3/15mA → 5/20mA	August 27, 1998	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# 128K x16 bit Low Power and Low Voltage CMOS Static RAM

#### **FEATURES**

- Process Technology: TFT
- Organization:128Kx16
- Power Supply Voltage K6T2016S3M Family: 2.3~2.7V
- Low Data Retention Voltage : 2V(Min)Three state output and TTL Compatible
- Package Type: 44-TSOP2 -400F

#### **GENERAL DESCRIPTION**


The K6T2016S3M families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and small package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

#### **PRODUCT FAMILY**

				Power Dis			
Produc Family	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Max)	Operating (Icc2,Max)	PKG Type	
K6T2016S3M-B	Commercial(0~70°C)	2.3~2.7V	120¹)/150ns	10μΑ	45mA	44-TSOP2-F	
K6T2016S3M-F	Industrial(-40~85°C)	2.3~2.7V 120"/150NS		15μΑ	TOTILA	44 1001 21	


<sup>1.</sup> The parameter is measured with 30pF test load.

#### PIN DESCRIPTION



Name	Function	Name	Function
CS	Chip Select Input	I/O <sub>1</sub> ~I/O <sub>16</sub>	Data Inputs/Outputs
ŌE	Output Enable Input	A <sub>0</sub> ~A <sub>16</sub>	Address Inputs
WE	Write Enable Input	Vcc	Power
UB	Upper Block Select Input	Vss	Ground
LB	Lower Block Select Input	N.C	No Connection

#### **FUNCTIONAL BLOCK DIAGRAM**



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



# **PRODUCT LIST**

Commercial Tem	perature Product(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name Function		Part Name	Function		
K6T2016S3M-TB12 K6T2016S3M-TB15	44-TSOP2, 120ns, 2.3~2.7V, LL 44-TSOP2, 150ns, 2.3~2.7V, LL	K6T2016S3M-TF12 K6T2016S3M-TF15	44-TSOP2, 120ns, 2.3~2.7V, LL 44-TSOP2, 150ns, 2.3~2.7V, LL		

Note : LL - Low Low Standby Current

# **FUNCTIONAL DESCRIPTION**

CS	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
L	Н	Н	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	X <sup>1)</sup>	X <sup>1)</sup>	Н	Н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

<sup>1.</sup> X means don't care. (Must be in low or high state)

# **ABSOLUTE MAXIMUM RATINGS**<sup>1)</sup>

ltem	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	K6T2016S3M-L
Operating reinperature	IA	-40 to 85	°C	K6T2016S3M-P
Soldering temperature and time	Tsolder	260°C, 10sec (Lead Only)	-	-

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# **RECOMMENDED DC OPERATING CONDITIONS**(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T2016S3M Family	2.3	2.5	2.7	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	K6T2016S3M Family	2.0	-	Vcc+0.3 <sup>2)</sup>	V
Input low voltage	VIL	K6T2016S3M Family	-0.33)	-	0.6	V

#### Note:

- 1. Commercial Product : Ta=0 to 70°C, otherwise specified Industrial Product : T<sub>A</sub>=-40 to 85°C, otherwise specified

- Overshoot: Vcc+1.0V in case of pulse width ≤ 20ns
   Undershoot: -1.0V in case of pulse width ≤ 20ns
   Overshoot and undershoot are sampled, not 100% tested.

# CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

<sup>1.</sup> Capacitance is sampled, not 100% tested

# DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions			Тур	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	ILO	CS=VIH OF OE=VIH OF WE=VIL, VIO=Vss to Vcc		-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Read	lio=0mA, CS=Vil, Vin=Vil or Vih, Read			5	mA
	Icc1		Read	-	-	5	mA
Average operating current	ICC1	CS≤0.2V, VIN≤0.2V or VIN≥Vcc-0.2V		-	-	20	IIIA
	ICC2	Cycle time=Min, 100% duty		-	-	45	mA
Output low voltage	Vol	IoL=0.5mA at 2.3~2.7V		-	-	0.4	V
Output high voltage	Voн	IOH=-0.5mA		2.0	-	-	V
Standby Current(TTL)	Isb	CS=VIH, Other inputs=VIL or VIH			-	0.3	mA
Standby Current (CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc		-	-	10 <sup>1)</sup>	μΑ

<sup>1.</sup> K6T2016S3M-I Family =15μA




#### **AC OPERATING CONDITIONS**

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level : 0.4 to 2.2V Input rising and falling time : 5ns Input and output reference voltage : 1.5V Output load (See right) :CL=100pF+1TTL  $CL^{1)}$ =30pF+1TTL

1. Refer to AC CHARACTERISTICS



1. Including scope and jig capacitance

# AC CHARACTERISTICS (Vcc=2.3~2.7V, K6T2016S3M-L Family: TA=0 to 70°C, K6T2016S3M-I Family: TA=-40 to 85°C)

				Speed	d Bins		
Parameter List		Symbol	120	) <sup>1)</sup> ns	15	0ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	120	-	150	-	ns
	Address access time	taa	-	120	-	150	ns
	Chip select to output	tco	-	120	-	150	ns
	Output enable to valid output	toE	-	60	-	75	ns
	Byte enable to valid output	tBA	-	60	-	75	ns
Read	Chip select to low-Z output	tLZ	20	-	20	-	ns
Neau	Output enable to low-Z output	toLZ	10	-	10	-	ns
	UB, LB enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tон	15	-	15	-	ns
	Chip disable to high-Z output	tHZ	-	35	0	40	ns
	Output disable to high-Z output	tonz	-	35	0	40	ns
	UB, LB disable to high-Z output	tвнz	-	35	0	40	ns
	Write cycle time	twc	120	-	150	-	ns
	Chip select to end of write	tcw	100	-	120	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	100	-	120	-	ns
	UB, LB valid to end of write	tвw	100	-	120	-	ns
Write	Write pulse width	twp	80	-	100	-	ns
	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	30	0	40	ns
	Data to write time overlap	tow	50	-	60	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns

<sup>1.</sup> The parameter is measured with 30pF test load.


#### **DATA RETENTION CHARACTERISTICS**

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR	<del>CS</del> ≥Vcc-0.2V	2.0	-	2.7	٧
Data retention current	IDR	Vcc=2.0V, <del>CS</del> ≥Vcc-0.2V	-	-	10	μΑ
Data retention set-up time	tsdr	See data retention waveform	0			ms
Recovery time	trdr	Gee data reterition waveloriii	5	-	-	1115




#### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=VIL, \overline{WE}=VIH, \overline{UB}$  or/and  $\overline{LB}=VIL)$ 



# TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



# TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




# TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





# TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




#### NOTES (WRITE CYCLE)

- 1. A <u>write</u> occurs during the overlap(twp) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{\text{CS}}$  goes high  $\underline{\text{and}}$   $\overline{\text{WE}}$  goes high. The twp is measured from the beginning of write to the end of write.
- 2. tow is measured from the CS going low to end of write.

  3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end or write to the address change, twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.

#### **DATA RETENTION WAVE FORM**





# **PACKAGE DIMENSIONS**

Unit: millimeter(inch)

# 44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

