Document Title

128Kx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Data	<u>Remark</u>
0.0	Initial draft	September 10, 1998	Preliminary
1.0	Finalize	April 12, 1999	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserves the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



128Kx8 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology: TFTOrganization: 128Kx8
- Power Supply Voltage: 2.3V ~ 2.7V
- Low Data Retention Voltage: 2V(Min)Three state output and TTL Compatible
- Package Type: 32-TSOP1-0820F, 32-TSOP1-0813.4F

GENERAL DESCRIPTION

The K6T1008S2E families are fabricated by SAMSUNG's advanced CMOS process technology. The families support industrial operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dis		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type
K6T1008S2E-F	Industrial(-40~85°C)	2.3~2.7V	85 ¹⁾ /100ns	10μΑ	15mA	32-TSOP1-0820F 32-TSOP1-0813.4F


^{1.} The parameters are tested with 30pF test load

PIN DESCRIPTION

A9	9 1/08 3 1/07 7 1/06 5 1/05 5 1/04 4 VSS 3 1/03 2 1/02 1 1/01 0 A0 9 A1 8 A2
----	---

Name	Function
A0~A16	Address Inputs
WE	Write Enable Input
CS ₁ ,CS ₂	Chip Select Input
ŌE	Output Enable Input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)					
Part Name Function					
K6T1008S2E-TF85 K6T1008S2E-TF10 K6T1008S2E-YF85 K6T1008S2E-YF10	32-TSOP F, 85ns, 2.5V 32-TSOP F, 100ns, 2.5V 32-sTSOP F, 85ns, 2.5V 32-sTSOP F, 100ns, 2.5V				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be in high or low states)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.0	V	-
Power Dissipation	Pp	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	TA	-40 to 85	°C	K6T1008S2E-P

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T1008S2E Family	2.3	2.5	2.7	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	K6T1008S2E Family	2.0	-	Vcc+0.3	V
Input low voltage	VIL	K6T1008S2E Family	-0.3 ³⁾	-	0.6	V

- 1. TA=-40 to 85°C, otherwise specified
- 2. Overshoot : Vcc+1.0V in case of pulse width $\!\leq\!20ns$
- 3. Undershoot : -1.0V in case of pulse width≤20ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	I⊔	Vin=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS₁=VIH or CS₂=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc -1		-	1	μΑ
Operating power supply current	Icc	ю=0mA, $\overline{\text{CS}}$ 1=VIL, CS2=VIH, VIN=VIH or VIL, Read -		-	1	mA
Average operating current	ICC1	Cycle time=1µs, 100%duty, Iio=0mA, CS₁≤0.2V, CS₂≥Vcc-0.2V, ViN≤0.2V	-	-	2	mA
Two rage operating our cit	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS1=VIL, CS2=VIH, VIN=VIH or VIL	-	-	15	mA
Output low voltage	Vol	IoL=0.5mA	-	-	0.4	V
Output high voltage	Vон	IOH=-0.5mA	2.0	-	-	V
Standby Current(TTL)	Isb	CS ₁ =VIH, CS2=VIL, Other inputs=VIH or VIL	-	-	0.3	mA
Standby Current(CMOS)	ISB1	CS ₁ ≥Vcc-0.2V, CS ₂ ≥Vcc-0.2V or CS ₂ ≤0.2V, Other inputs=0~Vcc	-	0.2	10	μΑ



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.1V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL

CL1) +

1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=2.3~2.7V, TA=-40 to 85°C)

	Parameter List	Symbol	85	85ns		0ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	85	-	100	-	ns
	Address access time	taa	-	85	-	100	ns
	Chip select to output	tCO1, tCO2	-	85	-	100	ns
	Output enable to valid output	toe	-	40	-	50	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	30	ns
	Output disable to high-Z output	tonz	0	25	0	30	ns
	Output hold from address change	toн	10	-	15	-	ns
	Write cycle time	twc	85	-	100	-	ns
	Chip select to end of write	tcw	70	-	80	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	70	-	80	-	ns
Write	Write pulse width	twp	60	-	70	-	ns
WIIIC	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	30	ns
	Data to write time overlap	tow	35	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS 1≥Vcc-0.2V ¹⁾	2.0	-	2.7	V
Data retention current	IDR	Vcc=2.5V, CS 1≥Vcc-0.2V ¹⁾	•	0.2	10	μΑ
Data retention set-up time	tsdr	See data retention waveform		-	-	ms
Recovery time	trdr	occ data retention wavelonn	5	-	i	1113

^{1.} $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V$ $\overline{(CS}_1$ controlled) or $CS_2 \le 0.2V$ $\overline{(CS}_2$ controlled)




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low \overline{CS}_1 , a high \overline{CS}_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, \overline{CS}_2 going high and \overline{WE} going low : A write end at the earliest transition among \overline{CS}_1 going high, \overline{CS}_2 going low and \overline{WE} going high, twp is measured from the beginning of write to the end of write.


 2. tcw is measured from the \overline{CS}_1 going low or \overline{CS}_2 going high to the end of write.

 3. tAS is measured from the address valid to the beginning of write.

- 4. twR is measured from the end of write to the address change. twR1 applied in case a write ends as CS1 or WE going high twR2 applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM








PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)



32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)

