Document Title

1Mx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	October 31, 2002	Preliminary
0.1	Revised - Deleted 44-TSOP2-400R package type.	December 11, 2002	Preliminary
1.0	Finalized - Changed Icc2 from 40mA to 30mA - Changed IsB1(industrial) from 30μA to 15μA - Changed IsB1(Automotive) from 40μA to 25μA	September 16, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



1Mx8 bit Low Power and Low Voltage full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

• Organization: 1M x8

Power Supply Voltage: 2.7~3.6VLow Data Retention Voltage: 1.5V(Min)

• Three state outputs

• Package Type: 44-TSOP2-400F

GENERAL DESCRIPTION


The K6X8008T2B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dissipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (IsB1, Max)	Operating (Icc2, Max)	PKG Type
K6X8008T2B-F	Industrial(-40~85°C)	2.7~3.6V	55 ¹⁾ /70ns	15μΑ	30mA	44-TSOP2-400F
K6X8008T2B-Q	Automotive(-40~125°C)	2.7 0.0 V	70ns	25μΑ	OomA	++ 1001 Z- 1 001


^{1.} This parameter is measured with 50pF test load (Vcc=3.0~3.6V).

PIN DESCRIPTION



Name	Function	Name	Function
CS ₁ , CS ₂			
US1, US2	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	A0~A19	Address Inputs
I/O1~I/O8	Data Inputs/Outputs	NC	No Connect

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temper	rature Products(-40~85°C)	Automotive Temperature Products(-40~125°C)			
Part Name	Function	Part Name	Function		
K6X8008T2B-TF55 ¹⁾ K6X8008T2B-TF70	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL	K6X8008T2B-TQ70	44-TSOP2-F, 70ns, L		

^{1.} Operating voltage range is 3.0~3.6V

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O1~8	Mode	Power
Н	Χ	Х	Х	High-Z	Deselected	Standby
Х	L	Х	Х	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	Х	L	Din	Write	Active

Note: X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3 (max. 3.9V)	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.9	V	-
Power Dissipation	Pb	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	-40 to 85	°C	K6X8008T2B-F
Operating remperature	1A	-40 to 125	°C	K6X8008T2B-Q

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6X8008T2B Family	2.7	3.0/3.3	3.6	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	K6X8008T2B Family	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	K6X8008T2B Family	-0.3 ³⁾	-	0.6	V

Note:

- Industrial Product: T_A=-40 to 85°C, otherwise specified.
 Automotive Product: T_A=-40 to 125°C, otherwise specified.
- 2. Overshoot: Vcc+3.0V in case of pulse width ≤30ns.
- 3. Undershoot: -3.0V in case of pulse width ≤30ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	I⊔	IN=Vss to Vcc			-	1	μΑ
Output leakage current	ILO	CS₁=VIH, CS₂=VIL or OE=VIH or WE=VIL, VIO=Vss to	S1=VIH, CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc			1	μΑ
Average operating current		Cycle time=1μs, 100%duty, Iio=0mA, \overline{CS} 1≤0.2V, CS2≥Vcc-0.2V, Vin≤0.2V or Vin≥Vcc-0.2V			-	3	mA
Average operating current	ICC2	Cycle time=Min, IIo=0mA, 100% duty, CS1=VIL, CS2=VIH, VIN=VIL or VIH			-	30	mA
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Vон	IOH = -1.0mA		2.4	-	-	V
Standby Current(TTL)	Isb	CS ₁ =VIH, CS ₂ =VIL, Other inputs=VIH or VIL		-	-	0.4	mA
Standby Current(CMOS)	lona	Other input =0~Vcc, 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V (CS1 controlled) or	K6X8008T2B-F	-	-	15	
	ISB1	2) 0V≤CS2≤0.2V(CS2 controlled)	K6X8008T2B-Q	-	-	25	μΑ



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load(see right): CL=100pF+1TTL
CL=50pF+1TTL



1.Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=2.7~3.6V, Industrial product: Ta=-40 to 85°C, Automotive product: Ta=-40 to 125°C)

				Spee	d Bins		
Parameter List		Symbol	55	ns¹)	70ns		Units
			Min	Max	Min	Min Max 70 -	
	Read Cycle Time	trc	55	-	70	-	ns
	Address Access Time	tAA	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	toe	-	25	-	35	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	toLz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tonz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
VVIIIC	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twnz	0	20	0	20	ns
	Data to Write Time Overlap	tow	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

^{1.} Voltage range is 3.0V~3.6V for industrial product.

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	VDR	CS₁≥Vcc-0.2V¹)	1.5	-	3.6	V	
Data retention current	IDR	Vcc=1.5V, CS₁≥Vcc-0.2V¹)	K6X8008T2B-F		-	6	μА
Data retention current			K6X8008T2B-Q			10	
Data retention set-up time	tsdr	See data retention waveform		0	-	-	ms
Recovery time	trdr	See data reterition wavelonii	5	-	-	1115	

^{1.} $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V$ (\overline{CS}_1 controlled) or $CS_2 \ge Vcc-0.2V$ (CS_2 controlled).




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, CS_2 going high and \overline{WE} going low: A write end at the earliest transition among \overline{CS}_1 going high, CS_2 going low and \overline{WE} going high, two is measured from the beginning of write to the end of write.


 2. tow is measured from the \overline{CS}_1 going low or CS_2 going high to the end of write.

 3. tas is measured from the address valid to the beginning of write.

 4. two is measured from the end of write to the address change. two applied in case a write ends as \overline{CS}_1 or \overline{WE} going high two applied in case a write ends as \overline{CS}_2 going to low.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Unit: millimeters(inches)

