Document Title

1Mx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

<u>Revision No.</u>	History	Draft Date	<u>Remark</u>
0.0	Initial draft	June 22, 1999	Advance
1.0	Finalize - Adopt New Code system. - Improve VIN, VOUT max. on ABSOLUTE MAXIMUM RATINGS'from 7.0V to Vcc+0.5V.	February 29, 2000	Final

- Change Icc: from 12 to 10mA
- Change Icc1: from 10 to 12mA

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



1Mx8 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology: TFT
- Organization: 1M x8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2.0V(Min)
- Three state output and TTL Compatible
- Package Type: 44-TSOP2-400F/R

PRODUCT FAMILY

GENERAL DESCRIPTION

The K6T8008C2M families are fabricated by SAMSUNG's advanced CMOS process technology. The families support industrial operating temperature ranges for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

			Power Dissipation				
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6T8008C2M-B	Commercial(0~70°C)	4.5~5.5V	55¹)/70ns	50μΑ	70mA	44-TSOP2-400F/R	
K6T8008C2M-F	Industrial(-40~85°C)	4.0~0.0 V	00 // 013	80μΑ	TONIA	44-10012-4001/10	


1. The parameter is measured with 50pF test load.

PIN DESCRIPTION

· · · · ·		·		
	44 🗌 A5	A5 44		O1 ☐ A4
A3 🗖 2	43 A6	A6 43	0	2 A3
A2 3	42 A7	A7 42		3 A2
A1 4	41 OE	OE 41	0	4 A1
A0 5	40 CS2	CS2 40		5 A0
	39 A8	A8 39		6 CS1
NC 7	38 NC	NC 38		7 NC
NC 8	37 NC	NC 37		8 NC
I/O1 9	36 1/08	I/O8 36		9 1/01
I/O2 10	35 1/07	I/O7 35		10 I/O2
	34 Vss	Vss 34	44-TSOP2	11 Vcc
Vss 12 Forward	33 Vcc	Vcc 33	Deverse	12 Vss
	32 1/06	I/O6 32	Reverse	13 I/O3
I/O4 🗌 14	31 I/O5	I/O5 31		14 I/O4
NC 15	30 NC	NC 30		15 NC
NC 16	29 NC	NC 29		16 NC
WE 17	28 A9	A9 28		17 WE
A19 🗌 18	27 A10	A10 27	\cap	18 A19
A18 🗌 19	26 A11	A11 🗌 26	0	19 A18
A17 20	25 A12	A12 25		20 🗌 A17
A16 21	24 A13	A13 🗌 24		21 🗌 A16
A15 22	23 A14	A14 23		22 🗌 A15
L		L		

Name	Function	Name	Function
$\overline{\text{CS}}_{1}, \text{CS}_{2}$	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	A0~A19	Address Inputs
I/O1~I/O8	Data Inputs/Outputs	NC	No Connect

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Tem	perature Products(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name Function		Part Name	Function		
K6T8008C2M-TB55	44-TSOP2-F, 55ns, 5.0V, LL	K6T8008C2M-TF55	44-TSOP2-F, 55ns, 5.0V, LL		
K6T8008C2M-TB70	44-TSOP2-F, 70ns, 5.0V, LL	K6T8008C2M-TF70	44-TSOP2-F, 70ns, 5.0V, LL		
K6T8008C2M-RB55	44-TSOP2-R, 55ns, 5.0V, LL	K6T8008C2M-RF55	44-TSOP2-R, 55ns, 5.0V, LL		
K6T8008C2M-RB70	44-TSOP2-R, 70ns, 5.0V, LL	K6T8008C2M-RF70	44-TSOP2-R, 70ns, 5.0V, LL		

FUNCTIONAL DESCRIPTION

CS ₁	CS2	OE	WE	I/O 1~8	Mode	Power
н	Х	Х	Х	High-Z	Deselected	Standby
Х	L	Х	Х	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	Х	L	Din	Write	Active

Note: X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

ltem	Symbol	Symbol Ratings		Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5V	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Та	0 to 70	°C	K6T8008C2M-B
Operating remperature	IA	-40 to 85	°C	K6T8008C2M-F

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T8008C2M Family	4.5	5.0	5.5	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	Vін	K6T8008C2M Family	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	K6T8008C2M Family	-0.5 ³⁾	-	0.8	V

Note:

1. Commercial Product: TA=0 to 70°C, otherwise specified.

Industrial Product: TA=-40 to 85°C, otherwise specified.

2. Overshoot: Vcc+3.0V in case of pulse width \leq 30ns. 3. Undershoot: -3.0V in case of pulse width \leq 30ns.

Ordershoot: -3.0V in case of pulse width ≤30hs.
Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc			-	1	μA
Output leakage current	Ilo	CS1=VIH, CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc			-	1	μΑ
Operating power supply current	Icc	IIO=0mA, \overline{CS}_1 =VIL, CS2=VIH, \overline{WE} =VIH, VIN=	IO=0mA, \overline{CS} 1=VIL, CS2=VIH, \overline{WE} =VIH, VIN=VIH or VIL			10	mA
	ICC1	Cycle time=1µs, 100%duty, lio=0mA, CS1≤ CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V	Cycle time=1µs, 100%duty, lio=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V		-	12	mA
Average operating current	ICC2	Cycle time=Min, Iıo=0mA, 100% duty, CS1=VIL, CS2=VIH, VIN=VIL or VIH		-	-	70	mA
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон = -1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS1=VIH, CS2=VIL, Other inputs=VIH or VIL		-	-	3	mA
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6T8008C2M-B	-	-	50	μA
	1361		K6T8008C2M-F	-	-	80	μΛ



K6T8008C2M Family

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=100pF+1TTL CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C)

	Parameter List		5	55ns		Ons	Units
			Min	Max	Min	Max	
	Read Cycle Time	tRC	55	-	70	-	ns
	Address Access Time	taa	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	tOE	-	25	-	35	ns
Read	Chip Select to Low-Z Output	t∟z	10	-	10	-	ns
	Output Enable to Low-Z Output	tolz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tонz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
Write	Write Pulse Width	tWP	40	-	50	-	ns
Wille	Write Recovery Time	twR	0	-	0	-	ns
	Write to Output High-Z	twнz	0	20	0	20	ns
	Data to Write Time Overlap	tDW	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹)	2.0	-	5.5	V
Data retention current	ldr	Vcc=3.0V, CS1≥Vcc-0.2V ¹⁾	-	-	202)	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms
Recovery time	trdr		5	-	-	1115

1. $\overline{CS}_1 \ge Vcc-0.2V, CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled}) \text{ or } CS_2 \ge Vcc-0.2V(CS_2 \text{ controlled}).$

2. Industrial product=30µA




TIMING DIAGRAMS



TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)

TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 goes low, CS2 going high and WE going low : A write end at the earliest transition among CS1 going high, CS2 going low and WE going low if the end of write.
tow is measured from the begining of write to the end of write.
tas is measured from the address valid to the begining of write.

4. two is measured from the end of write to the address change. two applied in case a write ends as \overline{CS}_1 or \overline{WE} going high two applied in case a write ends as \overline{CS}_2 going to low.

DATA RETENTION WAVE FORM



SAMSUNG ELECTRONICS

K6T8008C2M Family

CMOS SRAM

PACKAGE DIMENSIONS

Unit: millimeters(inches)

