## **Document Title**

### 256Kx16 bit Low Power and Low Voltage CMOS Static RAM

## **Revision History**

Revision No.	History	Draft Data	<u>Remark</u>
0.0	Initial draft	June 28, 1996	Advance
0.1	Revise - Die name change ; A to B	September 19, 1996	Preliminary
1.0	Finalize	December 17, 1996	Final
2.0	Revise - Operating current update and release. Icc(Read/Write) = $20/40 \rightarrow 10/45$ mA Icc1(Read/Write) = $20/40 \rightarrow 10/45$ mA Icc2 = $90 \rightarrow 70$ mA	February 17, 1997	Final
3.0	<ul> <li>Revise</li> <li>Change datasheet format</li> <li>Erase 70ns part from KM616V4000BI, KM616U4000B and KM616U4000BI Family</li> <li>Power dissipation improved 0.7 to 1.0W</li> <li>VIL(MAX) improved 0.4 to 0.6V.</li> <li>Icc2 decreased 70 to 60mA.</li> <li>Erase 100ns from KM616V4000B commercial product</li> </ul>	January 14, 1998	Final
3.01	Error correction	August 7, 1998	

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



## 256Kx16 bit Low Power and Low Voltage CMOS Static RAM

#### FEATURES

- Process Technology: TFT
- Organization: 256K x16
- Power Supply Voltage KM68V4000B Family: 3.0~3.6V KM68U4000B Family: 2.7~3.3V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 44-TSOP2-400F/R

### **PRODUCT FAMILY**

#### **GENERAL DESCRIPTION**

The K6T4016V3B and K6T4016U3B families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature range and have small package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

	Operating Tempera-				ssipation		
Product Family	ture	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6T4016V3B-B	Commercial(0~70°C)	3.0~3.6V	70 <sup>1)</sup> /85 <sup>1)</sup> ns	15µA			
K6T4016U3B-B		2.7~3.3V	85 <sup>1)</sup> /100ns	торда	τομητ	60mA	44-TSOP2-F/R
K6T4016V3B-F	Industrial(-40~85°C)	3.0~3.6V	85 <sup>1)</sup> /100ns		UUIIIA	44-10012-1710	
K6T4016U3B-F		2.7~3.3V	03 / 100115	ΖυμΑ			


1. The parameter is measured with 30pF test load.

#### **PIN DESCRIPTION**

				[ ]	
A4 🗌 1 🔿	$\rightarrow$ $\cup$	44 A5	A5 44	$\cup$	O <sup>1</sup> □ A4
A3 2		43 A6	A6 43		2 A3
A2 3		42 A7	A7 42		3 A2
A1 4		41 OE	OE 41	0	4 A1
A0 5		40 UB	UB 40		5 A0
CS 6		39 LB	LB 39		6 CS
I/O1 7		38 I/O16	I/O16 38		7 1/01
1/02 8		37 1/015	I/O15 37		8 1/02
1/03 9		36 I/O14	1/014 36		9 1/03
I/O4 10		35 I/O13	I/O13 35		10 1/04
Vcc 11	44-TSOP2	34 Vss	Vss 34	44-TSOP2	11 Vcc
Vss 12		33 Vcc	Vcc 33	_	12 Vss
1/05 13	Forward	32 1/012	I/O12 32	Reverse	
		31 1/011	I/O1131		14 I/O6
I/O7 15		30 I/O10	I/O10 30		15 I/O7
I/O8 16		29 I/O9	I/O9 29		16 I/O8
WE 17		28 N.C	N.C 28		17 WE
A17 18		27 A8	A8 27	0	18 🗌 A17
A16 19		26 A9	A9 26	-	19 🗌 A16
A15 🗌 20		25 A10	A10 🗌 25		20 🗌 A15
A14 🗌 21		24 🗌 A11	A11 24		21 🗌 A14
A13 22		23 A12	A12 23		22 A13

Name	Function	Name	Function
CS	Chip Select Input	LB	Lower Byte (I/O1~8)
OE	Output Enable Input	UB	Upper Byte(I/O9~16)
WE	Write Enable Input	Vcc	Power
A0~A17	Address Inputs	Vss	Ground
I/O1~I/O16	Data Inputs/Outputs	N.C	No Connection

### FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



#### **PRODUCT LIST**

Commercial Terr	perature Product(0~70°C)	Industrial Temper	ature Products(-40~85°C)
Part Name	Function	Part Name	Function
K6T4016V3B-TB70	44-TSOP2-F, 70ns, 3.3V,LL	K6T4016V3B-TF85	44-TSOP2-F, 85ns, 3.3V,LL
K6T4016V3B-TB85	44-TSOP2-F, 85ns, 3.3V,LL	K6T4016V3B-TF10	44-TSOP2-F, 100ns, 3.3V,LL
K6T4016V3B-RB70	44-TSOP2-R, 70ns, 3.3V,LL	K6T4016V3B-RF85	44-TSOP2-R, 85ns, 3.3V,LL
K6T4016V3B-RB85	44-TSOP2-R, 85ns, 3.3V,LL	K6T4016V3B-RF10	44-TSOP2-R, 100ns, 3.3V,LL
K6T4016U3B-TB85	44-TSOP2-F, 85ns, 3.0V,LL	K6T4016U3B-TF85	44-TSOP2-F, 85ns, 3.0V,LL
K6T4016U3B-TB10	44-TSOP2-F, 100ns, 3.0V,LL	K6T4016U3B-TF10	44-TSOP2-F, 100ns, 3.0V,LL
K6T4016U3B-RB85	44-TSOP2-R, 85ns, 3.0V,LL	K6T4016U3B-RF85	44-TSOP2-R, 85ns, 3.0V,LL
K6T4016U3B-RB10	44-TSOP2-R, 100ns, 3.0V,LL	K6T4016U3B-RF10	44-TSOP2-R, 100ns, 3.0V,LL

### **FUNCTIONAL DESCRIPTION**

CS	OE	WE	LB	UB	<b>I/O</b> 1~8	<b>I/O</b> 9~16	Mode	Power
н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
L	н	Н	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	X <sup>1)</sup>	X <sup>1)</sup>	Н	Н	High-Z	High-Z	Output Disabled	Active
L	L	н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	н	н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

## ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	Та	0 to 70	°C	Commercial
Operating remperature	IA	-40 to 85	°C	Industrial
Soldering temperature and time	TSOLDER	260°C, 10sec (Lead Only)	-	-

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

ltem	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T4016V3B Family K6T4016U3B Family	3.0 2.7	3.3 3.0	3.6 3.3	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	Vін	K6T4016V3B, K6T4016U3B Family	2.2	-	Vcc+0.3 <sup>2)</sup>	V
Input low voltage	VIL	K6T4016V3B, K6T4016U3B Family	-0.3 <sup>3)</sup>	-	0.6	V

Note:

1. Commercial Product : TA=0 to 70°C, otherwise specified

Industrial Product : TA=-40 to 85°C, otherwise specified

2. Overshoot :  $V_{CC}\text{+}3.0V$  in case of pulse width  $\leq 30\text{ns}$ 

3. Undershoot : -3.0V in case of pulse width  $\leq$  30ns

4. Overshoot and undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

## DC AND OPERATING CHARACTERISTICS

ltem	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	Iц	VIL=Vss to Vcc		-1	-	1	μA
Output leakage current	Ilo	CS=VIH or OE=VIH or WE=VIL VIO=Vss to Vcc		-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Read		-	-	10	mA
	ICC1	Cycle time=1µs, 100% duty, lio=0mA	Read	-	-	10	mA
Average operating current	ICC1	CS≤0.2V, VIN≤0.2V or VIN≥Vcc-0.2V	S≤0.2V, VIN≤0.2V or VIN≥Vcc-0.2V Write		-	45	ma
	ICC2	Cycle time=Min, 100% duty, IIo=0mA, CS=VIL, VIN=VIH	or Vı∟	-	-	60	mA
Output low voltage	Vol	IOL=2.1mA		-	-	0.4	V
Output high voltage	Vон	Iон=-1.0mA	он=-1.0mA		-	-	V
Standby Current(TTL)	lsв	CS=Viн, Other inputs=ViL or Viн		-	-	0.5	mA
Standby Current(CMOS)	ISB1	$\overline{CS} \ge Vcc-0.2V$ , Others inputs = 0~Vcc		-	-	15 <sup>1)</sup>	μΑ

1. Industrial product =  $20\mu A$ 




# K6T4016V3B, K6T4016U3B Family

# **CMOS SRAM**

#### AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference) Input pulse level : 0.4 to 2.2V Input rising and falling time : 5ns Input and output reference voltage :1.5V

Output load(see right) : CL=100pF+1TTL CL=30pF+1TTL



1. Including scope and jig capacitance

#### AC CHARACTERISTICS (K6T4016V3B Family: Vcc=3.0~3.6V, K6T4016U3B Family: Vcc=2.7~3.3V, Commercial product : TA=0 to 70°C, Industrial product : TA=-40 to 85°C)

	· · · · ·				Spee	d Bins	,		
	Parameter List	Symbol	70	ns <sup>1)</sup>	85	ns <sup>1)</sup>	10	Ons	Units
			Min	Max	Min	Max	Min	Max	
	Read cycle time	tRC	70	-	85	-	100	-	ns
	Address access time	taa	-	70	-	85	-	100	ns
	Chip select to output	tco	-	70	-	85	-	100	ns
	Output enable to valid output	tOE	-	35	-	40	-	50	ns
	Chip select to low-Z output	t∟z	10	-	10	-	10	-	ns
Read	Output enable to low-Z output	toLz	5	-	5	-	5	-	ns
Read	UB, LB enable to low-Z output	tBLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	25	0	30	ns
	OE disable to high-Z output	tонz	0	25	0	25	0	30	ns
	Output hold from address change	tон	10	-	10	-	15	-	ns
	LB, UB valid to data output	tва	-	35	-	40	-	50	ns
	UB, LB disable to high-Z output	tвнz	0	25	0	25	0	30	ns
	Write cycle time	twc	70	-	85	-	100	-	ns
	Chip select to end of write	tcw	60	-	70	-	80	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	70	-	80	-	ns
	Write pulse width	twp	55	-	55	-	70	-	ns
Write	Write recovery time	twR	0	-	0	-	0	-	ns
	Write to output high-Z	twнz	0	25	0	25	0	30	ns
	Data to write time overlap	tDW	30	-	35	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	ns
	LB, UB valid to end of write	tвw	60	-	70	-	80	-	ns

1. The parameter is measured with 30pF test load.

#### DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V	2.0	-	3.6	V
Data retention current	Idr	Vcc=3.0V, CS≥Vcc-0.2V	-	0.5	15 <sup>1)</sup>	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms
Recovery time	trdr		5	-	-	113

1. Industrial product = 20µA




#### TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




6

#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twP) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The twP is measured from the beginning of write to the end of write.
- 2. tcw is measured from the CS going low to end of write.
- 3. tAs is measured from the address valid to the beginning of write.

4. twe is measured from the end or write to the address change. twe applied in case a write ends as CS or WE going high.

### DATA RETENTION WAVE FORM





# K6T4016V3B, K6T4016U3B Family

# **CMOS SRAM**

#### PACKAGE DIMENSIONS

#### Unit: millimeters(inches)

