Document Title

256Kx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Design target	January 30, 1997	Advance
0.1	Initial draft	April 7, 1997	Preliminary
1.0	Finalize - Improved VIL(Min.): $0.4V \rightarrow 0.6V$ - Erase reverse type package - Change speed bin KM68V2000: $70/85$ ns KM68V2000I, KM68U2000, KM68U2000I: $85/100$ ns - Improved standby current Commercial product: $15\mu A \rightarrow 10\mu A$ Industrial product: $30\mu A \rightarrow 15\mu A$ - Increased Power dissipation: $0.7W \rightarrow 1.0W$	November 27, 1997	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



256Kx8 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

Process Technology: TFTOrganization: 256Kx8

Power Supply Voltage

K6T2008V2M Family: 3.0V ~ 3.6V K6T2008U2M Family: 2.7V ~ 3.3V

- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 32-TSOP1-0820F, 32-TSOP1-0813.4F

GENERAL DESCRIPTION

The K6T2008V2M and K6T2008U2M families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY


Product Family			_	Power Dis			
	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Max)	Operating (Icc2,Max)	PKG Type	
K6T2008V2M-B	Commercial	3.0~3.6V	70/85ns	10uA			
K6T2008U2M-B	(0~70°C)	2.7~3.3V	85/100ns	Τομιν	40mA ¹⁾	32-TSOP1-F	
K6T2008V2M-F	Industrial	3.0~3.6V	85/100ns	15uA	TOTILA	32-sTSOP1-F	
K6T2008U2M-F	(-40~85°C)	2.7~3.3V	85/100ns	ΤΟμΑ			

^{1.} K6T2008V2M family = 50mA

PIN DESCRIPTION

Name	Function
CS ₁ ,CS ₂	Chip Select Input
ŌĒ	Output Enable Input
WE	Write Enable Input
A0~A17	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Temp	erature Products(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name	Function	Part Name Function			
K6T2008V2M-TB70	32-TSOP1 F, 70ns, 3.3V, LL	K6T2008V2M-TF85	32-TSOP1 F, 85ns, 3.3V, LL		
K6T2008V2M-TB85	32-TSOP1 F, 85ns, 3.3V, LL	K6T2008V2M-TF10	32-TSOP1 F, 100ns, 3.3V, LL		
K6T2008U2M-TB85	32-TSOP1 F, 85ns, 3.0V, LL	K6T2008U2M-TF85	32-TSOP1 F, 85ns, 3.0V, LL		
K6T2008U2M-TB10	32-TSOP1 F, 100ns, 3.0V, LL	K6T2008U2M-TF10	32-TSOP1 F, 100ns, 3.0V, LL		
K6T2008V2M-YB70	32-sTSOP1 F, 70ns, 3.3V,LL	K6T2008V2M-YF85	32-sTSOP1 F, 85ns, 3.3V,LL		
K6T2008V2M-YB85	32-sTSOP1 F, 85ns, 3.3V,LL	K6T2008V2M-YF10	32-sTSOP1 F, 100ns, 3.3V,LL		
K6T2008U2M-YB85	32-sTSOP1 F, 85ns, 3.0V, LL	K6T2008U2M-YF85	32-sTSOP1 F, 85ns, 3.0V, LL		
K6T2008U2M-YB10	32-sTSOP1 F, 100ns, 3.0V, LL	K6T2008U2M-YF10	32-sTSOP1 F, 100ns, 3.0V, LL		

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be in high or low states)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pb	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	K6T2008V2M-L, K6T2008U2M-L
operating remperature	IA	-40 to 85	°C	K6T2008V2M-P, K6T2008U2M-P
Soldering temperature and time	Tsolder	260°C, 10sec(Lead Only)	-	-

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T2008V2M Family K6T2008U2M Family	3.0	3.3 3.0	3.6 3.3	V
Ground	Vss	All Family	2.7 0	0	0	V
Input high voltage	VIH	K6T2008V2M, K6T2008U2M Family	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	K6T2008V2M, K6T2008U2M Family	-0.3 ³⁾	-	0.6	V

Note:

- 1. Commercial Product : $T_A=0$ to $70^{\circ}C$, otherwise specified Industrial Product: TA=-40 to 85°C, otherwise specified
- 2. Overshoot : Vcc+3.0V in case of pulse width≤30ns
- 3. Undershoot : -3.0V in case of pulse width≤30ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit		
Input leakage current	lu	VIN=Vss to Vcc	-1	-	1	μΑ		
Output leakage current	ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to V	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc					
Operating power supply	Icc	IIO=0mA, CS1=VIL, CS2=VIH, VIN=VIH or VIL, Read	o=0mA, CS 1=VIL, CS2=VIH, VIN=VIH or VIL, Read					
	Icc1	Cycle time=1μs, 100%duty, Iιο=0mA, CS1≤0.2V, I CS2≥Vcc-0.2V, VIN≤0.2V or VIN≥Vcc-0.2V √		-	2	5	mA	
Average operating current	1001			-	10	15		
	ICC2	Cycle time=Min, 100% duty, Iio=0mA, \overline{CS}_1 =Vil, CS2=ViH, ViN=ViH or Vil			30	40 ¹⁾	mA	
Output low voltage	Vol	IoL=2.1mA		-	-	0.4	V	
Output high voltage	Voн	IOH=-1.0mA		2.2	-	-	V	
Standby Current(TTL)	Isb	CS1=VIH, CS2=VIL, Other inputs=VIH or VIL	-	-	0.3	mA		
Standby Current(CMOS)	ISB1	CS1≥Vcc-0.2V, CS2≥Vcc-0.2V or CS2≤0.2V, Other input:	s=0~Vcc	-	0.2	10 ²⁾	μΑ	

^{1.} K6T2008V2M Family = 50mA




^{2.} Industrial product = $15\mu A$

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (K6T2008V2M Family: Vcc=3.0~3.6V, K6T2008U2M Family: Vcc=2.7~3.3V Commercial Product: Ta=0 to 70°C, Industrial Product: Ta=-40 to 85°C)

			Speed Bins						
	Parameter List	Symbol	70ns		85ns		100ns		Units
			Min	Max	Min	Max	Min	Max	
	Read cycle time	trc	70	-	85	-	100	-	ns
	Address access time	tAA	-	70	-	85	-	100	ns
	Chip select to output	tco1, tco2	-	70	-	85	-	100	ns
	Output enable to valid output	toE	-	35	-	40	-	50	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	25	0	30	ns
	Output disable to high-Z output	tonz	0	25	0	25	0	30	ns
	Output hold from address change	tон	10	-	15	-	15	-	ns
	Write cycle time	twc	70	-	85	-	100	-	ns
	Chip select to end of write	tcw	60	-	70	-	80	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	taw	60	-	70	-	80	-	ns
Write	Write pulse width	twp	55	-	60	-	70	-	ns
VVIIC	Write recovery time	twr	0	-	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	30	0	30	ns
	Data to write time overlap	tow	30	-	35	-	40	-	ns
	Data hold from write time	tрн	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item		Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR		CS ₁ 1)≥Vcc-0.2V	2.0	-	3.6	V
Data retention current	IDR	Commercial Industrial	Vcc=3.0V		0.2	10 15	μΑ
Data retention set-up time	tsdr		See data retention waveform		-	-	ms
Recovery time	trdr		Oco data rotomion wavelonn	5	-	-	1113

^{1.} $\overline{CS}_1 \ge Vcc$ -0.2V, $CS_2 \ge Vcc$ -0.2V(\overline{CS}_1 controlled) or $CS_2 \le 0.2$ V(CS_2 controlled)




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low \overline{CS}_1 , a high \overline{CS}_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, \overline{CS}_2 going high and \overline{WE} going low: A write end at the earliest transition among \overline{CS}_1 going high, \overline{CS}_2 going low and \overline{WE} going high, two is measured from the beginning of write to the end of write.


 2. tcw is measured from the \overline{CS}_1 going low or \overline{CS}_2 going high to the end of write.

 3. tAS is measured from the address valid to the beginning of write.

- 4. twn is measured from the end of write to the address change. twn applied in case a write ends as \overline{CS}_1 or \overline{WE} going high twn applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM






1. 3.0V for K6T2008V2M Family, 2.7V for K6T2008U2MFamily.



PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)



32 PIN SMALLER THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)

