
- Sensitive Gate Triacs
- 2.5 A RMS
- Glass Passivated Wafer
- 400 V to 800 V Off-State Voltage
- Max I<sub>GT</sub> of 5 mA (Quadrant 1)



Pin 2 is in electrical contact with the mounting base.

MDC2ACA

## absolute maximum ratings over operating case temperature (unless otherwise noted)

RATING			VALUE	UNIT
	TIC201D		400	
Repetitive peak off-state voltage (see Note 1)	TIC201M	N/	600	V
	TIC201S	V <sub>DRM</sub>	700	v
	TIC201N		800	
Full-cycle RMS on-state current at (or below) 85°C case temperature (see Note 2)			2.5	А
Peak on-state surge current full-sine-wave (see Note 3)			12	А
Peak on-state surge current half-sine-wave (see Note 4)			14	A
Peak gate current			±0.2	A
Peak gate power dissipation at (or below) 85°C case temperature (pulse width $\leq$ 200 µs)			1.3	W
Average gate power dissipation at (or below) 85°C case temperature (see Note 5)			0.3	W
Operating case temperature range			-40 to +110	°C
Storage temperature range			-40 to +125	°C
Lead temperature 1.6 mm from case for 10 seconds			230	°C

NOTES: 1. These values apply bidirectionally for any value of resistance between the gate and Main Terminal 1.

 This value applies for 50-Hz full-sine-wave operation with resistive load. Above 85°C derate linearly to 110°C case temperature at the rate of 100 mA/°C.

- This value applies for one 50-Hz full-sine-wave when the device is operating at (or below) the rated value of on-state current. Surge may be repeated after the device has returned to original thermal equilibrium. During the surge, gate control may be lost.
- 4. This value applies for one 50-Hz half-sine-wave when the device is operating at (or below) the rated value of on-state current. Surge may be repeated after the device has returned to original thermal equilibrium. During the surge, gate control may be lost.
- 5. This value applies for a maximum averaging time of 20 ms.

#### electrical characteristics at 25°C case temperature (unless otherwise noted )

PARAMETER		TEST CONDITIONS			MIN	ТҮР	MAX	UNIT
I <sub>DRM</sub>	Repetitive peak off-state current	$V_{D}$ = rated $V_{DRM}$	$I_{G} = 0$	T <sub>C</sub> = 110° C			±1	mA
I <sub>GTM</sub>	Peak gate trigger	$V_{supply} = +12 V^{\dagger}$	R <sub>L</sub> = 10 Ω R <sub>L</sub> = 10 Ω	t <sub>p(g)</sub> > 20 μs			5 -8	
	current	$V_{supply} = +12 V^{\dagger}$ $V_{supply} = -12 V^{\dagger}$	$R_L = 10 \Omega$ $R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs t <sub>p(g)</sub> > 20 μs			-0 -10	mA
		$V_{supply} = -12 V^{+}$	$R_L = 10 \ \Omega$	t <sub>p(g)</sub> > 20 μs			25	
V <sub>GTM</sub>		V <sub>supply</sub> = +12 V†	$R_L = 10 \Omega$	$t_{p(g)} > 20 \ \mu s$		0.9	2.5	v
	Peak gate trigger	V <sub>supply</sub> = +12 V†	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		-1.2	-2.5	
	voltage	$V_{supply} = -12 V^{+}$	$R_L = 10 \Omega$	t <sub>p(g)</sub> > 20 μs		-1.2	-2.5	
		$V_{supply} = -12 V^{+}$	$R_L = 10 \ \Omega$	$t_{p(g)} > 20 \ \mu s$		1.2		

† All voltages are with respect to Main Terminal 1.

# PRODUCT INFORMATION

Information is current as of publication date. Products conform to specifications in accordance with the terms of Power Innovations standard warranty. Production processing does not necessarily include testing of all parameters.



### JANUARY 1977 - REVISED MARCH 1997

## electrical characteristics at 25°C case temperature (unless otherwise noted ) (continued)

PARAMETER		TEST CONDITIONS			MIN	ТҮР	МАХ	UNIT
V <sub>TM</sub>	Peak on-state voltage	$I_{TM} = \pm 3.5 \text{ A}$	l <sub>G</sub> = 50 mA	(see Note 6)			±1.9	V
I <sub>H</sub>	Holding current	V <sub>supply</sub> = +12 V†	$I_G = 0$	Init' I <sub>TM</sub> = 100 mA			30	mA
		V <sub>supply</sub> = -12 V†	$I_{G} = 0$	Init' I <sub>TM</sub> = - 100 mA			-30	IIIA
۱ <sub>L</sub>	Latching current	V <sub>supply</sub> = +12 V†	(see Note 7)				40	mA
		$V_{supply} = -12 V^{+}$					-40	
dv/dt	Critical rate of rise of	$V_{DRM}$ = Rated $V_{DRM}$	$I_{G} = 0$	T <sub>C</sub> = 110° C		±50		V/µs
	off-state voltage							v/µs
dv/dt <sub>(c)</sub>	Critical rise of	V <sub>DRM</sub> = Rated V <sub>DRM</sub>	I <sub>TRM</sub> = ±3.5 A	T <sub>C</sub> = 85° C	±2			V/µs
	commutation voltage				τz			v/µs

† All voltages are with respect to Main Terminal 1.

NOTES: 6. This parameter must be measured using pulse techniques, t<sub>p</sub> = ≤ 1 ms, duty cycle ≤ 2 %. Voltage-sensing contacts separate from the current carrying contacts are located within 3.2 mm from the device body.

7. The triacs are triggered by a 15-V (open circuit amplitude) pulse supplied by a generator with the following characteristics:

 $R_G$  = 100  $\Omega$ ,  $t_{p(g)}$  = 20  $\mu$ s,  $t_r$  =  $\leq$  15 ns, f = 1 kHz.

## thermal characteristics

PARAMETER		MIN	TYP	MAX	UNIT
R <sub>θJC</sub>	Junction to case thermal resistance			10	℃/ W
R <sub>θJA</sub>	Junction to free air thermal resistance			62.5	℃/ W


## PRODUCT INFORMATION

## **MECHANICAL DATA**

# **TO-220**

## 3-pin plastic flange-mount package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



B. Mounting tab corner profile according to package version.

C. Typical fixing hole centre stand off height according to package version. Version 1, 18.0 mm. Version 2, 17.6 mm.

#### PRODUCT INFORMATION



JANUARY 1977 - REVISED MARCH 1997

## **IMPORTANT NOTICE**

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except as mandated by government requirements.

PI accepts no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1997, Power Innovations Limited

PRODUCT INFORMATION