

PIC18F4321 Family Data Sheet

28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE. RELATED TO THE INFORMATION. INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002



28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- · Run: CPU on, peripherals on
- · Idle: CPU off, peripherals on
- · Sleep: CPU off, peripherals off
- Idle mode currents down to 2.5 μA typical
- Sleep mode currents down to 100 nA typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V typical
- Watchdog Timer: 1.4 μA, 2V typical
- · Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) available for crystal and internal oscillators
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- · Internal oscillator block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
 - User-tunable to compensate for frequency drift
- Secondary oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High-current sink/source 25 mA/25 mA
- Three programmable external interrupts
- · Four input change interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-Shutdown and Auto-Restart

Peripheral Highlights (Continued):


- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- · Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN 1.2
 - RS-232 operation using internal oscillator block (no external crystal required)
 - Auto-Wake-up on Start bit
 - Auto-Baud Detect
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
- · Dual analog comparators with input multiplexing
- Programmable 16-level High/Low-Voltage Detection (HLVD) module:
 - Supports interrupt on High/Low-Voltage Detection

Special Microcontroller Features:


- · C compiler optimized architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- Self-programmable under software control
- · Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply 5V In-Circuit Serial Programming™ (ICSP™) via two pins
- · In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V
- Programmable Brown-out Reset (BOR) with software enable option
- Optional dedicated ICD/ICSP port (44-pin devices only)

	Prog	ram Memory	Data	Data Memory		10-bit	CCP/	MS	SSP	RT		Timers
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	A/D (ch)	ECCP (PWM)	SPI	Master I ² C™	EUSA	Comp.	8/16-bit
PIC18F2221	4K	2048	512	256	25	10	2/0	Υ	Υ	1	2	1/3
PIC18F2321	8K	4096	512	256	25	10	2/0	Υ	Υ	1	2	1/3
PIC18F4221	4K	2048	512	256	36	13	1/1	Υ	Υ	1	2	1/3
PIC18F4321	8K	4096	512	256	36	13	1/1	Υ	Υ	1	2	1/3

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	23
3.0	Power-Managed Modes	33
4.0	Reset	41
5.0	Memory Organization	53
6.0	Flash Program Memory	73
7.0	Data EEPROM Memory	83
8.0	8 x 8 Hardware Multiplier	89
9.0	Interrupts	91
10.0	I/O Ports	. 105
11.0	Timer0 Module	. 123
12.0	Timer1 Module	. 127
13.0	Timer2 Module	. 133
_	Timer3 Module	
15.0	Capture/Compare/PWM (CCP) Modules	. 139
	Enhanced Capture/Compare/PWM (ECCP) Module	
	Master Synchronous Serial Port (MSSP) Module	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	10-Bit Analog-to-Digital Converter (A/D) Module	
	Comparator Module	
	Comparator Voltage Reference Module	
	High/Low-Voltage Detect (HLVD)	
	Special Features of the CPU	
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
27.0	DC and AC Characteristics Graphs and Tables	. 365
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration From Mid-Range to Enhanced Devices	
	ndix F: Migration From High-End to Enhanced Devices	
	· · · · · · · · · · · · · · · · · · ·	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
PIC1	8F2221/2321/4221/4321 Product Identification System	. 393

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

PIC18F2221
 PIC18F2321
 PIC18F2321
 PIC18F4221
 PIC18F4221
 PIC18F4321
 PIC18F4321

This family offers the advantages of all PIC18 micro-controllers – namely, high computational performance at an economical price – with the addition of high endurance, Enhanced Flash program memory. On top of these features, the PIC18F4321 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F4321 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run
 with its CPU core disabled but the peripherals still
 active. In these states, power consumption can be
 reduced even further, to as little as 4% of normal
 operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 26.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F4321 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- Two Internal Oscillator modes which provide an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. One or both of the oscillator pins can be used for general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly
 monitors the main clock source against a reference
 signal provided by the internal oscillator. If a clock
 failure occurs, the controller is switched to the
 internal oscillator block, allowing for continued
 low-speed operation or a safe application
 shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine, located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F4321 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP Module: In PWM mode, this
 module provides 1, 2 or 4 modulated outputs for
 controlling half-bridge and full-bridge drivers.
 Other features include auto-shutdown, for
 disabling PWM outputs on interrupt or other select
 conditions and auto-restart, to reactivate outputs
 once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This
 Enhanced version incorporates a 16-bit prescaler,
 allowing an extended time-out range that is stable
 across operating voltage and temperature. See
 Section 26.0 "Electrical Characteristics" for
 time-out periods.
- Dedicated ICD/ICSP Port: These devices introduce the use of debugger and programming pins that are not multiplexed with other microcontroller features. Offered as an option in select packages, this feature allows users to develop I/O intensive applications while retaining the ability to program and debug in the circuit.

1.3 Details on Individual Family Members

Devices in the PIC18F4321 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (4 Kbytes for PIC18F2221/4221 devices, 8 Kbytes for PIC18F2321/4321).
- A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- 4. CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- Parallel Slave Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.


Like all Microchip PIC18 devices, members of the PIC18F4321 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2321), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2321), function over an extended VDD range of 2.0V to 5.5V.


Downloaded from Datasheet.su

TABLE 1-1: DEVICE FEATURES

Features	PIC18F2221	PIC18F2321	PIC18F4221	PIC18F4321	
Operating Frequency	DC – 40 MHz				
Program Memory (Bytes)	4096	8192	4096	8192	
Program Memory (Instructions)	2048	4096	2048	4096	
Data Memory (Bytes)	512	512	512	512	
Data EEPROM Memory (Bytes)	256	256	256	256	
Interrupt Sources	19	19	20	20	
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E	
Timers	4	4	4	4	
Capture/Compare/PWM Modules	2	2	1	1	
Enhanced Capture/Compare/ PWM Modules	0	0	1	1	
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	
Parallel Communications (PSP)	No	No	Yes	Yes	
10-bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels	
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes	
Programmable Brown-out Reset	Yes	Yes	Yes	Yes	
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled				
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP	

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 9





© 2007 Microchip Technology Inc.

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS

	Pin Nu	mber					
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description		
MCLR/VPP/RE3	1	26			Master Clear (input) or programming voltage (input).		
MCLR			ļ	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.		
VPP			Р		Programming voltage input.		
RE3			I	ST	Digital input.		
OSC1/CLKI/RA7	9	6			Oscillator crystal or external clock input.		
OSC1			I	Analog			
CLKI				م مامم	ST buffer when configured in RC mode; CMOS otherwise.		
CLNI			I	Analog	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI,		
					OSC2/CLKO pins.)		
RA7			I/O	TTL	General purpose I/O pin.		
OSC2/CLKO/RA6	10	7			Oscillator crystal or clock output.		
OSC2			0		Oscillator crystal output. Connects to crystal or resonator		
CLKO			0		in Crystal Oscillator mode.		
CLNO					In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 and denotes		
					the instruction cycle rate.		
RA6			I/O	TTL	General purpose I/O pin.		

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

 $I^2C = ST$ with I^2C^{TM} or SMB levels

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Number							
PDIP, OIC, SOP	QFN	Pin Type	Buffer Type	Description			
				PORTA is a bidirectional I/O port.			
2	27	I/O I	TTL Analog	Digital I/O. Analog input 0.			
3	28	I/O I	TTL Analog	Digital I/O. Analog input 1.			
4	1	ı	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.			
5	2	I/O 	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.			
6	3	I/O — O	ST ST	Digital I/O. Open-collector output. Timer0 external clock input. Comparator 1 output.			
7	4	I	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.			
				See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.			
	2 3 4	2 27 3 28 4 1 5 2	2 27 I/O I 3 28 I/O I 4 1 I/O I I O O O O O O O O O O O O O O O O	2			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

P = Power

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

O = Output

= Input

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-2:**

	Pin Number							
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description			
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	21	18	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for CCP1. Analog input 12.			
RB1/INT1/AN10 RB1 INT1 AN10	22	19	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.			
RB2/INT2/AN8 RB2 INT2 AN8	23	20	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.			
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽²⁾	24	21	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.			
RB4/KBI0/AN11 RB4 KBI0 AN11	25	22	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.			
RB5/KBI1/PGM RB5 KBI1 PGM	26	23	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels I^2C = ST with I^2C^{TM} or SMB levels

1 = Input P = Power

0 = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number								
Pin Name	SPDIP, SOIC, SSOP	QFN	Pin Type	Buffer Type	Description				
					PORTC is a bidirectional I/O port.				
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input.				
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM 2 output.				
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output.				
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST I ² C	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.				
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.				
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.				
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).				
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).				
RE3	_	_	_	_	See MCLR/VPP/RE3 pin.				
Vss	8, 19	5, 16	Р	_	Ground reference for logic and I/O pins.				
VDD	20	17	Р	_	Positive supply for logic and I/O pins.				

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input P = Power

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

O = Output

ı

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS

Pin Name	Piı	Pin Number		Pin	Buffer	Description
riii Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				I	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	Analog	ST buffer when configured in RC mode;
CLKI				1	Analog	analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input P = Power

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

- 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.
- 3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description			
Pili Name	PDIP	QFN	TQFP	Туре	Туре	Description			
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	PORTA is a bidirectional I/O port. Digital I/O. Analog input 0.			
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.			
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.			
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O 	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.			
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST ST —	Digital I/O. Timer0 external clock input. Comparator 1 output.			
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O 	TTL Analog TTL Analog	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.			
RA6 RA7						See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input P = Power

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

- 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.
- 3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Piı	n Numb	er	Pin	Buffer	Department -
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O I I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽²⁾	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

= Input P = Power

 $I^2C = ST$ with I^2C^{TM} or SMB levels

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

- 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.
- 3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

1

PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

Din Nama	Pin Number		er	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
RC0/T1OSO/T13CKI RC0	15	34	32	I/O	ST	PORTC is a bidirectional I/O port. Digital I/O.
T10SO T13CKI				0 1	— ST	Timer1 oscillator analog output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM 2 output.
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. Enhanced CCP1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	I ² C	Synchronous serial clock input/output for I ² C [™] mode.
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O /O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels 1

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

= Input P = Power

= Output Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 19

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled.			
RD0/PSP0 RD0 PSP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD1/PSP1 RD1 PSP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD2/PSP2 RD2 PSP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD3/PSP3 RD3 PSP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

 $I^2C = ST$ with I^2C^{TM} or SMB levels

O = Output

= Input

CMOS = CMOS compatible input or output

P = Power

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Name	Pi	n Numb	er	Pin B	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
RE0/RD/AN5 RE0 RD	8	25	25	I/O I	ST TTL	PORTE is a bidirectional I/O port. Digital I/O. Read control for Parallel Slave Port (see also WR and CS pins).
AN5 RE1/WR/AN6	9	26	26	I I/O	Analog ST	Analog input 5.
RE1 WR AN6					TTL	Digital I/O. Write control for Parallel Slave Port (see CS and RD pins). Analog input 6.
RE2/CS/AN7 RE2 CS	10	27	27	I/O I	ST TTL	Digital I/O. Chip Select control for Parallel Slave Port (see related RD and WR).
AN7				I	Analog	Analog input 7.
RE3	_	_	_	_	_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	_	Ground reference for logic and I/O pins.
VDD	11, 32	7, 8, 28, 29	7, 28	Р	_	Positive supply for logic and I/O pins.
NC/ICCK/ICPGC ICCK ⁽³⁾ ICPGC ⁽³⁾	_	_	12	l I	ST ST	No Connect or dedicated ICD/ICSP™ port clock. (3) In-Circuit Debugger clock. ICSP™ programming clock.
NC/ICDT/ICPGD ICDT ⁽³⁾ ICPGD ⁽³⁾	_		13	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP port clock. (3) In-Circuit Debugger data. ICSP programming data.
NC/ICRST/ICVPP ICRST ⁽³⁾ ICVPP ⁽³⁾	_		33	I P	ST Analog	No Connect or dedicated ICD/ICSP port Reset. (3) Master Clear (Reset) input. Programming voltage input.
NC/ICPORTS ICPORTS ⁽³⁾	_	_	34	Р	ST	No Connect or 28-pin device emulation. (3) Enable 28-pin device emulation when connected to Vss.
NC		13	12,13, 33,34		_	No Connect.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

 $I^2C = ST \text{ with } I^2C^{TM} \text{ or SMB levels}$

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

- 2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.
- 3: Special ICPORT features available in select circumstances. See Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" for more information.

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F4321 family of devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

1.	LP	Low-Power Crystal
2.	XT	Crystal/Resonator
3.	HS	High-Speed Crystal/Resonator
4.	HSPLL	High-Speed Crystal/Resonator with PLL enabled
5.	RC	External Resistor/Capacitor with Fosc/4 output on RA6
6.	RCIO	External Resistor/Capacitor with I/O on RA6
7.	INTIO1	Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
8.	INTIO2	Internal Oscillator with I/O on RA6 and RA7
9.	EC	External Clock with Fosc/4 output
10.	ECIO	External Clock with I/O on RA6


2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



Note 1: See Table 2-1 and Table 2-2 for initial values of C1 and C2.

- 2: A series resistor (Rs) may be required for AT strip cut crystals.
- 3: RF varies with the oscillator mode chosen.

TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq OSC1 OSC2					
XT	3.58 MHz	22 pF	22 pF			

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC® Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 2-2 for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .

TABLE 2-2: CAPACITOR SELECTION FOR QUARTZ CRYSTALS

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	rreq	C1	C2		
LP	32 kHz	22 pF	22 pF		
XT	1 MHz 4 MHz	22 pF 22 pF	22 pF 22 pF		
HS			22 pF 22 pF 22 pF 22 pF		

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:


- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC® and PIC® Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Rs may be required to avoid overdriving crystals with low drive level specification.
 - **5:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2. When operated in this mode, parameters D033 and D043 apply.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode. When operated in this mode, parameters D033A and D043A apply.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.4 RC Oscillator

For timing insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- · supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- · operating temperature

Given the same device, operating voltage, temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- · normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and CEXT


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.

FIGURE 2-5: RC OSCILLATOR MODE



The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 2-6: RCIO OSCILLATOR MODE



2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available when this mode is configured as the primary clock source.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 Configuration bits are programmed for HSPLL mode (= 0110).

FIGURE 2-7: HSPLLBLOCKDIAGRAM



2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4** "PLL in INTOSC Modes".

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 25

2.6 Internal Oscillator Block

The PIC18F4321 family of devices includes an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The INTOSC output can also be enabled when 31 kHz is selected, depending on the INTSRC bit (OSCTUNE<7>).

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- · Power-up Timer
- · Fail-Safe Clock Monitor
- · Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 23.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 31).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 (see Figure 2-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 2-9), both for digital input and output.

FIGURE 2-8: INTIO1 OSCILLATOR MODE





FIGURE 2-9: INTIO2 OSCILLATOR MODE



2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC or vice versa.

2.6.3 OSCTUNE REGISTER


The INTOSC output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to TUN4:TUN0 (OSCTUNE<4:0>) in the OSCTUNE register (Register 2-1).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. The INTRC is not affected by OSCTUNE.

The OSCTUNE register also implements the INTSRC (OSCTUNE<7>) and PLLEN (OSCTUNE<6>) bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1** "Oscillator Control Register".

The PLLEN bit controls the operation of the Phase Locked Loop (PLL) in Internal Oscillator modes (see Figure 2-10).

FIGURE 2-10: INTOSC AND PLL BLOCK DIAGRAM



2.6.4 PLL IN INTOSC MODES

The 4x Phase Locked Loop (PLL) can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled and the PLLEN bit remains clear (writes are ignored).

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the EUSART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode" but other techniques may be used.

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

bit 7 INTSRC: Internal Oscillator Low-Frequency Source Select bit

1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled)

0 = 31 kHz device clock derived directly from INTRC internal oscillator

bit 6 PLLEN: Frequency Multiplier PLL for INTOSC Enable bit (1)

1 = PLL enabled for INTOSC (4 MHz and 8 MHz only)

0 = PLL disabled

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes" for details.

bit 5 **Unimplemented:** Read as '0'

bit 4-0 TUN4:TUN0: Frequency Tuning bits

01111 = Maximum frequency

1

00001

00000 = Center frequency. Oscillator module is running at the calibrated frequency.

11111

•

. .

10000 = Minimum frequency

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 27

2.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

2.7 Clock Sources and Oscillator Switching

The PIC18F4321 family of devices includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. These devices also offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- · Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

The PIC18F4321 family of devices offers the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3** "Timer1 Oscillator".

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F4321 family of devices are shown in Figure 2-11. See **Section 23.0 "Special Features of the CPU"** for Configuration register details.




FIGURE 2-11: PIC18F4321 FAMILY CLOCK DIAGRAM

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 29

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCSI:SCSO bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF2:IRCF0) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F4321 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in Section 3.1.2 "Entering Power-Managed Modes".

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2 ⁽⁵⁾	IRCF1 ⁽⁵⁾	IRCF0 ⁽⁵⁾	OSTS	IOFS	SCS1 ⁽⁴⁾	SCS0 ⁽⁴⁾

bit 7 bit 0

- bit 7 **IDLEN:** Idle Enable bit
 - 1 = Device enters an Idle mode when a SLEEP instruction is executed
 - 0 = Device enters Sleep mode when a SLEEP instruction is executed
- bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits⁽⁵⁾
 - 111 = 8 MHz (INTOSC drives clock directly)
 - 110 = 4 MHz
 - 101 = 2 MHz
 - 100 = 1 MHz⁽³⁾
 - 011 = 500 kHz
 - 010 = 250 kHz
 - 001 = 125 kHz
 - 000 = 31 kHz (from either INTOSC/256 or INTRC directly)(2)
- bit 3 OSTS: Oscillator Start-up Time-out Status bit⁽¹⁾
 - 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running
 - 0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits(4)
 - 1x = Internal oscillator block
 - 01 = Secondary (Timer1) oscillator
 - 00 = Primary oscillator
 - Note 1: Reset state depends on state of the IESO Configuration bit.
 - 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
 - 3: Default output frequency of INTOSC on Reset.
 - **4:** Modifying the SCSI:SCSO bits will cause an immediate clock source switch.
 - **5:** Modifying the IRCF3:IRCF0 bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Rit is cleared x = Rit is unknown

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the configured oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin in Crystal Oscillator modes) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 23.2 "Watchdog Timer (WDT)" and Section 23.4 "Fail-Safe Clock Monitor" for more information). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. The INTOSC output is also enabled for Two-Speed Start-up at 1 MHz after Resets and when configured for wake from Sleep mode.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in **Section 26.2 "DC Characteristics"**.

2.9 Power-up Delays

Power-up delays are controlled by two or three timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5** "**Device Reset Timers**".

The first timer is the Power-up Timer (PWRT) which provides a fixed delay on power-up (parameter 33, Table 26-10). It is enabled by clearing (= 0) the PWRTEN Configuration bit (CONFIG2L<0>).

2.9.1 DELAYS FOR POWER-UP AND RETURN TO PRIMARY CLOCK

The second timer is the Oscillator Start-up Timer (OST), intended to delay execution until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, a third timer delays execution for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. At the end of these delays, the OSTS bit (OSCCON<3>) is set.

There is a delay of interval TCSD (parameter 38, Table 26-10), once execution is allowed to start, when the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC, INTIO1	Floating, external resistor pulls high	At logic low (clock/4 output)
RCIO	Floating, external resistor pulls high	Configured as PORTA, bit 6
INTIO2	Configured as PORTA, bit 7	Configured as PORTA, bit 6
ECIO	Floating, driven by external clock	Configured as PORTA, bit 6
EC	Floating, driven by external clock	At logic low (clock/4 output)
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

3.0 POWER-MANAGED MODES

PIC18F4321 family devices offer a total of seven operating modes for more efficient power-management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- · Run modes
- · Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC® devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 Configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 3.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TABLE 3-1: POWER-MANAGED MODES

	osco	CON Bits	Module	Clocking		
Mode	IDLEN ⁽¹⁾ <7>	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source	
Sleep	0	N/A	Off	Off	None – All clocks are disabled	
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block. (2) This is the normal full power execution mode.	
SEC_RUN	N/A	01	Clocked	Clocked	Secondary - Timer1 Oscillator	
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾	
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC	
SEC_IDLE	1	01	Off	Clocked	Secondary - Timer1 Oscillator	
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾	

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 33

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC) is generating a stable 8 MHz output. Switching the clock source to the Timer1 oscillator would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see Section 23.3 "Two-Speed Start-up" or Section 23.4 "Fail-Safe Clock Monitor" for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 2.7.1 "Oscillator Control Register").

3.2.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.


SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.


Note:


The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.









3.2.3 RC RUN MODE

In RC RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI RUN and RC RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Caution should be used when modifying a Note: single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 35

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (parameter 39, Table 26-10).

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

FIGURE 3-3: TRANSITION TIMING TO RC_RUN MODE





FIGURE 3-4: TRANSITION TIMING FROM RC RUN MODE TO PRI RUN MODE



3.3 Sleep Mode

The power-managed Sleep mode in the PIC18F4321 family devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 23.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes


The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TcsD (parameter 38, Table 26-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.





3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD (parameter 38, Table 26-10) is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when writing the SCS<1:0> bits, entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE





FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



3.4.3 RC IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 26-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 23.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 23.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 23.4 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)
	LP, XT, HS		
Primary Device Clock	HSPLL	TCSD ⁽¹⁾	OSTS
(PRI_IDLE mode)	EC, RC	1080,	
	INTOSC ⁽²⁾		IOFS
	LP, XT, HS	Tost ⁽³⁾	
T4000	HSPLL	Tost + t _{rc} (3)	OSTS
T1OSC	EC, RC	Tcsp ⁽¹⁾	
	INTOSC ⁽²⁾	Tiobst ⁽⁴⁾	IOFS
	LP, XT, HS	Tost ⁽³⁾	
INTOSC ⁽³⁾	HSPLL	Tost + t _{rc} (3)	OSTS
INTOSC ^(*)	EC, RC	Tcsp ⁽¹⁾	
	INTOSC ⁽²⁾	None	IOFS
	LP, XT, HS	Tost ⁽³⁾	
None	HSPLL	Tost + t _{rc} (3)	OSTS
(Sleep mode)	EC, RC	Tcsp ⁽¹⁾	
	INTOSC ⁽²⁾	TIOBST ⁽⁴⁾	IOFS

Note 1: TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4 "Idle Modes"**). On Reset, INTOSC defaults to 1 MHz.

- 2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
- **3:** Tost is the Oscillator Start-up Timer (parameter 32). t_{rc} is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.
- 4: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

4.0 RESET

The PIC18F4321 family devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)".


A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "Reset State of Registers".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



2: See Table 4-2 for time-out situations.

REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit 0

bit 0

bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

SBOREN: BOR Software Enable bit(1) bit 6

If BOREN1:BOREN0 = 01:

1 = BOR is enabled

0 = BOR is disabled

If BOREN1:BOREN0 = 00, 10 or 11:

Bit is disabled and read as '0'.

bit 5 Unimplemented: Read as '0'

bit 4 RI: RESET Instruction Flag bit

1 = The RESET instruction was not executed (set by firmware only)

0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)

bit 3 TO: Watchdog Time-out Flag bit

1 = Set by power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-Down Detection Flag bit bit 2

1 = Set by power-up or by the CLRWDT instruction

0 = Set by execution of the SLEEP instruction

POR: Power-on Reset Status bit⁽²⁾ bit 1

1 = A Power-on Reset has not occurred (set by firmware only)

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = A Brown-out Reset has not occurred (set by firmware only)

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.

2: The actual Reset value of \overline{POR} is determined by the type of device Reset. See the notes following this register and Section 4.6 "Reset State of Registers" for additional information.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after Power-on Reset).

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F4321 family devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See Section 10.5 "PORTE, TRISE and LATE Registers" for more information.

4.3 Power-on Reset (POR)


A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the \overline{MCLR} pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the \overline{POR} bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. \overline{POR} is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: R1 ≥ 1 kΩ will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.4 Brown-out Reset (BOR)

PIC18F4321 family devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when BOR is under software control, the Brown-out Reset voltage level is still set by the BORV1:BORV0 Configuration bits. It cannot be changed in software.

4.4.2 DETECTING BOR

When Brown-out Reset is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

TABLE 4-1: BOR CONFIGURATIONS

BOR Con	figuration	Status of	
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.

4.5 Device Reset Timers

PIC18F4321 family devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- · PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F4321 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in HSPLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up ⁽²⁾ and	Exit from		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms ⁽¹⁾	_	_	
RC, RCIO	66 ms ⁽¹⁾	_	_	
INTIO1, INTIO2	66 ms ⁽¹⁾	_	_	

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset.

Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

Condition	Program		RCO	N Reg	ister		STKPTR Register		
Condition	Counter	RI	ТО	PD	POR	BOR	STKFUL	STKUNF	
Power-on Reset	0000h	1	1	1	0	0	0	0	
RESET Instruction	0000h	0	u	u	u	u	u	u	
Brown-out	0000h	1	1	1	u	0	u	u	
MCLR during power-managed Run modes	0000h	u	1	u	u	u	u	u	
MCLR during power-managed Idle modes and Sleep mode	0000h	u	1	0	u	u	u	u	
WDT Time-out during full power or power-managed Run mode	0000h	u	0	u	u	u	u	u	
MCLR during full power execution	0000h	u	u	u	u	u	u	u	
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	1	u	
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	1	
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	0	0	u	u	u	u	
Interrupt exit from power-managed modes	PC + 2 ⁽¹⁾	u	u	0	u	u	u	u	

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Ap	plicabl	e Devic	es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
TOSU	2221	2321	4221	4321	0 0000	0 0000	0 uuuu (3)
TOSH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu(3)
TOSL	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu(3)
STKPTR	2221	2321	4221	4321	00-0 0000	uu-0 0000	uu-u uuuu (3)
PCLATU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
PCLATH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
PCL	2221	2321	4221	4321	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
TBLPTRH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TABLAT	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
PRODH	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	2221	2321	4221	4321	0000 000x	0000 000u	uuuu uuuu(1)
INTCON2	2221	2321	4221	4321	1111 -1-1	1111 -1-1	uuuu -u-u ⁽¹⁾
INTCON3	2221	2321	4221	4321	11-0 0-00	11-0 0-00	uu-u u-uu ⁽¹⁾
INDF0	2221	2321	4221	4321	N/A	N/A	N/A
POSTINC0	2221	2321	4221	4321	N/A	N/A	N/A
POSTDEC0	2221	2321	4221	4321	N/A	N/A	N/A
PREINC0	2221	2321	4221	4321	N/A	N/A	N/A
PLUSW0	2221	2321	4221	4321	N/A	N/A	N/A
FSR0H	2221	2321	4221	4321	0000	0000	uuuu
FSR0L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	2221	2321	4221	4321	N/A	N/A	N/A
POSTINC1	2221	2321	4221	4321	N/A	N/A	N/A
POSTDEC1	2221	2321	4221	4321	N/A	N/A	N/A
PREINC1	2221	2321	4221	4321	N/A	N/A	N/A
PLUSW1	2221	2321	4221	4321	N/A	N/A	N/A

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - **4:** See Table 4-3 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

	INTIALIZATION GONDITIONS FOR ALL REGISTERS (GONTINGED)						,
Register	Aŗ	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	2221	2321	4221	4321	0000	0000	uuuu
FSR1L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
BSR	2221	2321	4221	4321	0000	0000	uuuu
INDF2	2221	2321	4221	4321	N/A	N/A	N/A
POSTINC2	2221	2321	4221	4321	N/A	N/A	N/A
POSTDEC2	2221	2321	4221	4321	N/A	N/A	N/A
PREINC2	2221	2321	4221	4321	N/A	N/A	N/A
PLUSW2	2221	2321	4221	4321	N/A	N/A	N/A
FSR2H	2221	2321	4221	4321	0000	0000	uuuu
FSR2L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	2221	2321	4221	4321	x xxxx	u uuuu	u uuuu
TMR0H	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TMR0L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
T0CON	2221	2321	4221	4321	1111 1111	1111 1111	uuuu uuuu
OSCCON	2221	2321	4221	4321	0100 q000	0100 q000	uuuu uuqu
HLVDCON	2221	2321	4221	4321	0-00 0101	0-00 0101	u-uu uuuu
WDTCON	2221	2321	4221	4321	0	0	u
RCON ⁽⁴⁾	2221	2321	4221	4321	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	2221	2321	4221	4321	0000 0000	u0uu uuuu	uuuu uuuu
TMR2	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
PR2	2221	2321	4221	4321	1111 1111	1111 1111	1111 1111
T2CON	2221	2321	4221	4321	-000 0000	-000 0000	-uuu uuuu
SSPBUF	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
SSPCON1	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
SSPCON2	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		es	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
ADRESH	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESL	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
ADCON1	2221	2321	4221	4321	00 0qqq	00 0qqq	uu uuuu
ADCON2	2221	2321	4221	4321	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
CCPR2H	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	2221	2321	4221	4321	00 0000	00 0000	uu uuuu
BAUDCON	2221	2321	4221	4321	0100 0-00	0100 0-00	uu uuuu
ECCP1DEL	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
ECCP1AS	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
	2221	2321	4221	4321	0000 00	0000 00	uuuu uu
CVRCON	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
CMCON	2221	2321	4221	4321	0000 0111	0000 0111	uuuu uuuu
TMR3H	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	2221	2321	4221	4321	0000 0000	uuuu uuuu	uuuu uuuu
SPBRGH	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
SPBRG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
RCREG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TXREG	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
TXSTA	2221	2321	4221	4321	0000 0010	0000 0010	uuuu uuuu
RCSTA	2221	2321	4221	4321	0000 000x	0000 000x	uuuu uuuu
EEADR	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
EEDATA	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu
EECON2	2221	2321	4221	4321	0000 0000	0000 0000	0000 0000
EECON1	2221	2321	4221	4321	xx-0 x000	uu-0 u000	uu-0 u000

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

	IIIIIII (LILIXIII CIII COII				Dillono i on ALL i	(2010) 2110 (0011) HTC			
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt				
IPR2	2221	2321	4221	4321	11-1 1111	11-1 1111	uu-u uuuu		
PIR2	2221	2321	4221	4321	00-0 0000	00-0 0000	uu-u uuuu (1)		
PIE2	2221	2321	4221	4321	00-0 0000	00-0 0000	uu-u uuuu		
IPR1	2221	2321	4221	4321	1111 1111	1111 1111	uuuu uuuu		
	2221	2321	4221	4321	-111 1111	-111 1111	-uuu uuuu		
PIR1	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾		
	2221	2321	4221	4321	-000 0000	-000 0000	-uuu uuuu(1)		
PIE1	2221	2321	4221	4321	0000 0000	0000 0000	uuuu uuuu		
	2221	2321	4221	4321	-000 0000	-000 0000	-uuu uuuu		
OSCTUNE	2221	2321	4221	4321	00-0 0000	00-0 0000	uu-u uuuu		
TRISE	2221	2321	4221	4321	0000 -111	0000 -111	uuuu -uuu		
TRISD	2221	2321	4221	4321	1111 1111	1111 1111	uuuu uuuu		
TRISC	2221	2321	4221	4321	1111 1111	1111 1111	uuuu uuuu		
TRISB	2221	2321	4221	4321	1111 1111	1111 1111	uuuu uuuu		
TRISA ⁽⁵⁾	2221	2321	4221	4321	1111 1111 (5)	1111 1111(5)	uuuu uuuu ⁽⁵⁾		
LATE	2221	2321	4221	4321	xxx	uuu	uuu		
LATD	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
LATC	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
LATB	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
LATA ⁽⁵⁾	2221	2321	4221	4321	XXXX XXXX(5)	uuuu uuuu(5)	uuuu uuuu(5)		
PORTE	2221	2321	4221	4321	xxxx	uuuu	uuuu		
	2221	2321	4221	4321	x	u	u		
PORTD	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTC	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTB	2221	2321	4221	4321	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PORTA ⁽⁵⁾	2221	2321	4221	4321	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu(5)		
			_						

 $\begin{array}{ll} \textbf{Legend:} & u = \text{unchanged, } x = \text{unknown, } - = \text{unimplemented bit, read as `0', } q = \text{value depends on condition.} \\ & \text{Shaded cells indicate conditions do not apply for the designated device.} \\ \end{array}$

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - **4:** See Table 4-3 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- · Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0** "Flash Program Memory". Data EEPROM is discussed separately in **Section 7.0** "Data EEPROM Memory".

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2221 and PIC18F4221 each have 4 Kbytes of Flash memory and can store up to 2048 single-word instructions. The PIC18F2321 and PIC18F4321 each have 8 Kbytes of Flash memory and can store up to 4096 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18F2221/4221 and PIC18F2321/4321 devices are shown in Figure 5-1.




FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F4321 FAMILY DEVICES

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits: it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.4.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.




FIGURE 5-2:

5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 23.1 "Configuration Bits" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0
hit 7							hit 0

bit 7 STKFUL: Stack Full Flag bit⁽¹⁾

1 = Stack became full or overflowed

0 = Stack has not become full or overflowed

bit 6 **STKUNF:** Stack Underflow Flag bit⁽¹⁾

1 = Stack underflow occurred

0 = Stack underflow did not occur

bit 5 **Unimplemented:** Read as '0'

bit 4-0

SP4:SP0: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK


A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE



5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW $\,\mathrm{nn}$ instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW $\,\mathrm{nn}$ instructions that returns the value ' $\,\mathrm{nn}$ ' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, W TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh
	•	
	•	

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.


5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).


A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 5.1.1** "**Program Counter**").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 "Instruction Set Summary" provides further details of the instruction set.

FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY

					Word Address
			LSB = 1	LSB = 0	\downarrow
	Program M	1emory			000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a ${\tt NOP}$ is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.6 "PIC18 Instruction Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

5.3 Data Memory Organization

Note:

The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F4321 family devices implement 2 banks. Figure 5-5 shows the data memory organization for the PIC18F4321 family devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.


Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-6.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the <code>MOVFF</code> instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Addressing Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F4321 FAMILY DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL ⁽³⁾	F97h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽³⁾	F96h	TRISE ⁽³⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽³⁾
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	(2)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	(2)
FEEh	POSTINCO ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	(2)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽³⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽³⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	(2)
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽¹⁾	F87h	(2)
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	(2)
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	(2)	F85h	(2)
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	(2)	F84h	PORTE ⁽³⁾
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	(2)	F83h	PORTD ⁽³⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: This is not a physical register.

- 2: Unimplemented registers are read as '0'.
- 3: This register is not available on 28-pin devices.

Downloaded from Datasheet.su

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	— — Top-of-Stack Upper Byte (TOS<20:16>)								0 0000	49, 54
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	49, 54
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	49, 54
STKPTR	STKFUL ⁽⁶⁾	STKUNF ⁽⁶⁾	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	49, 55
PCLATU	_	_	Holding Regi	ster for PC<21	1:16>				00 0000	49, 54
PCLATH	Holding Regis	ster for PC<15	5:8>						0000 0000	49, 54
PCL	PC Low Byte	(PC<7:0>)							0000 0000	49, 54
TBLPTRU	_	_	bit 21	Program Mer	mory Table Po	inter Upper By	te (TBLPTR<20):16>)	00 0000	49, 76
TBLPTRH	Program Men	nory Table Po	inter High Byte	e (TBLPTR<15	5:8>)				0000 0000	49, 76
TBLPTRL	Program Men	nory Table Po	inter Low Byte	(TBLPTR<7:0	0>)				0000 0000	49, 76
TABLAT	Program Men	nory Table Lat	ch						0000 0000	49, 76
PRODH	Product Regis	ster High Byte							xxxx xxxx	49, 89
PRODL	Product Regis	ster Low Byte							xxxx xxxx	49, 89
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	49, 93
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	49, 94
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	49, 95
INDF0	Uses content	s of FSR0 to a	ddress data n	nemory – valu	e of FSR0 not	changed (not	a physical regis	ter)	N/A	49, 68
POSTINC0	Uses content	s of FSR0 to a	address data n	nemory – valu	e of FSR0 pos	t-incremented	(not a physical	register)	N/A	49, 68
POSTDEC0									49, 68	
PREINC0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) N/A								49, 68	
PLUSW0		Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – N/A value of FSR0 offset by W							49, 68	
FSR0H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 0 H	gh Byte	0000	49, 68
FSR0L	Indirect Data	Memory Addr	ess Pointer 0	Low Byte					xxxx xxxx	49, 68
WREG	Working Regi	ster							xxxx xxxx	49
INDF1	Uses content	s of FSR1 to a	address data n	nemory – valu	e of FSR1 not	changed (not	a physical regis	ter)	N/A	49, 68
POSTINC1	Uses content	s of FSR1 to a	address data n	nemory – valu	e of FSR1 pos	t-incremented	(not a physical	register)	N/A	49, 68
POSTDEC1	Uses content	s of FSR1 to a	address data n	nemory – valu	e of FSR1 pos	t-decremented	I (not a physica	l register)	N/A	49, 68
PREINC1	Uses content	s of FSR1 to a	address data n	nemory – valu	e of FSR1 pre	-incremented (not a physical r	egister)	N/A	49, 68
PLUSW1	Uses content value of FSR		address data n	nemory – valu	e of FSR1 pre-	-incremented (not a physical r	egister) –	N/A	49, 68
FSR1H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 1 H	gh Byte	0000	50, 68
FSR1L	Indirect Data	Memory Addr	ess Pointer 1	Low Byte					xxxx xxxx	50, 68
BSR	_	_	_	_	Bank Select I	Register			0000	50, 59
INDF2	Uses content	s of FSR2 to a	address data n	nemory – valu	e of FSR2 not	changed (not	a physical regis	ter)	N/A	50, 68
POSTINC2	Uses content	s of FSR2 to a	address data n	nemory – valu	e of FSR2 pos	t-incremented	(not a physical	register)	N/A	50, 68
POSTDEC2	Uses content	s of FSR2 to a	address data n	nemory – valu	e of FSR2 pos	t-decremented	I (not a physica	l register)	N/A	50, 68
PREINC2	Uses content	s of FSR2 to a	address data n	nemory – valu	e of FSR2 pre	-incremented (not a physical r	egister)	N/A	50, 68
PLUSW2	Uses content value of FSR		address data n	nemory – valu	e of FSR2 pre-	-incremented (not a physical r	egister) –	N/A	50, 68
FSR2H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 2 H	gh Byte	0000	50, 68
FSR2L	Indirect Data	Memory Addr	ess Pointer 2	Low Byte					xxxx xxxx	50, 68
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	50, 66

Legend:

- x = unknown, u = unchanged, = unimplemented, q = value depends on condition
- Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".
 - 2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.
 - 3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".
 - 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.
 - 5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.
 - **6:** Bit 7 and bit 6 are cleared by user software or by a POR.

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321) (CONTINUED)

				(-		.,	21/4321) (1	,	
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TMR0H	Timer0 Regis	ter High Byte							0000 0000	50, 125
TMR0L	Timer0 Regis	ter Low Byte							xxxx xxxx	50, 125
T0CON	TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	50, 123
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	31, 50
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	50, 247
WDTCON	1	_	1	1	_		ı	SWDTEN	0	50, 264
RCON	IPEN	SBOREN ⁽¹⁾	1	RI	TO	PD	POR	BOR	0q-1 11q0	42, 48, 102
TMR1H	Timer1 Regis	ter High Byte			•				xxxx xxxx	50, 131
TMR1L	Timer1 Regis	ter Low Byte							xxxx xxxx	50, 131
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	50, 127
TMR2	Timer2 Regis	ter			l l				0000 0000	50, 134
PR2	Timer2 Period	d Register							1111 1111	50, 134
T2CON	-	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	50, 133
SSPBUF	MSSP Receiv	ve Buffer/Trans	smit Register						xxxx xxxx	50, 169, 170
SSPADD	MSSP Addres	ss Register in	I ² C™ Slave m	ode. MSSP B	aud Rate Relo	ad Register in	I ² C Master mo	de.	0000 0000	50, 170
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	50, 162, 171
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	50, 163, 172
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN/ ADMSK4	RCEN/ ADMSK3	PEN/ ADMSK2	RSEN/ ADMSK1	SEN	0000 0000	50, 173
ADRESH	A/D Result Re	egister High B	yte						xxxx xxxx	51, 236
ADRESL	A/D Result Re	egister Low By	/te						xxxx xxxx	51, 236
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	51, 227
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	51, 228
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	51, 229
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High I	Byte					xxxx xxxx	51, 140
CCPR1L		pare/PWM Re	gister 1 Low E	Byte					xxxx xxxx	51, 140
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	51, 139, 147
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High I	Byte					xxxx xxxx	51, 140
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low E	Byte					xxxx xxxx	51, 140
CCP2CON	-	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	51, 139
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00	51, 208
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	0000 0000	51, 156
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	0000 0000	51, 157
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	51, 243
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	51, 237
TMR3H	Timer3 Regis	ter High Byte							xxxx xxxx	51, 137
TMR3L	Timer3 Regis	ter Low Byte							xxxx xxxx	51, 137
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	51, 135

Legend:

- x = unknown, u = unchanged, = unimplemented, q = value depends on condition
- Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".
 - 2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.
 - 3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".
 - 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.
 - 5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.
 - 6: Bit 7 and bit 6 are cleared by user software or by a POR.

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321) (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
SPBRGH	EUSART Bau	USART Baud Rate Generator Register High Byte									
SPBRG	EUSART Bau	ıd Rate Gener	ator Register	Low Byte					0000 0000	51, 210	
RCREG	EUSART Red	eive Register							0000 0000	51, 218	
TXREG	EUSART Trai	nsmit Register							0000 0000	51, 215	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	51, 206	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	51, 207	
EEADR	EEPROM Add	dress Registe	r						0000 0000	51, 74, 83	
EEDATA	EEPROM Da	ta Register							0000 0000	51, 74, 83	
EECON2	EEPROM Co	ntrol Register	2 (not a physi	cal register)					0000 0000	51, 74, 83	
EECON1	EEPGD	CFGS	1	FREE	WRERR	WREN	WR	RD	xx-0 x000	51, 75, 84	
IPR2	OSCFIP	CMIP	1	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	11-1 1111	52, 101	
PIR2	OSCFIF	CMIF	I	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	00-0 0000	52, 97	
PIE2	OSCFIE	CMIE	I	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	00-0 0000	52, 99	
IPR1	PSPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	52, 100	
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	52, 96	
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	52, 98	
OSCTUNE	INTSRC	PLLEN ⁽³⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0	00-0 0000	27, 52	
TRISE ⁽²⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	52, 118	
TRISD ⁽²⁾	PORTD Data	Direction Con	trol Register						1111 1111	52, 114	
TRISC	PORTC Data	Direction Con	trol Register						1111 1111	52, 111	
TRISB	PORTB Data	Direction Con	trol Register						1111 1111	52, 108	
TRISA	TRISA7 ⁽⁵⁾	TRISA6 ⁽⁵⁾	PORTA Data	Direction Con	trol Register				1111 1111	52, 105	
LATE ⁽²⁾	ı	I	I	1	1		Latch Register rite to Data Late	ch)	xxx	52, 117	
LATD ⁽²⁾	PORTD Data	Latch Registe	er (Read and V	Vrite to Data La	atch)				xxxx xxxx	52, 114	
LATC	PORTC Data	Latch Registe	er (Read and V	Vrite to Data La	atch)				xxxx xxxx	52, 111	
LATB	PORTB Data	Latch Registe	r (Read and V	Vrite to Data La	atch)				xxxx xxxx	52, 108	
LATA	LATA7 ⁽⁵⁾	LATA6 ⁽⁵⁾	PORTA Data	Latch Registe	r (Read and V	Vrite to Data La	atch)		xxxx xxxx	52, 105	
PORTE	_	_	_	_	RE3 ⁽⁴⁾	RE2 ⁽²⁾	RE1 ⁽²⁾	RE0 ⁽²⁾	xxxx	52, 117	
PORTD ⁽²⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	52, 114	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	52, 111	
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	52, 108	
PORTA	RA7 ⁽⁵⁾	RA6 ⁽⁵⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000	52, 105	

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

- 2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.
- 3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".
- 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.
- 5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.
- 6: Bit 7 and bit 6 are cleared by user software or by a POR.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u uluu').

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	N	OV	Z	DC	С
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

- 1 = Result was negative
- 0 = Result was positive
- bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred
- bit 2 Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1 **DC:** Digit Carry/borrow bit

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

- 1 = A carry-out from the 4th low-order bit of the result occurred
- 0 = No carry-out from the 4th low-order bit of the result

For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.

bit 0 C: Carry/borrow bit

Note:

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.4 Data Addressing Modes

Note:

The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset"**.

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	Ε		;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW


In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, roll-overs of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

FIGURE 5-7: INDIRECT ADDRESSING



The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0);
 and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-8.

Those who desire to use bit-oriented or byte-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 24.2.1** "Extended Instruction Syntax".

FIGURE 5-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff fffff)

When 'a' = 0 and 'f' \geq 60h:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.


Locations below 60h are not available in this addressing mode.


When 'a' = 0 and 'f' \leq 5Fh:


The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

When 'a' = 1 (all values of 'f'):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.







5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET ADDRESSING MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 5.3.2 "Access Bank"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset Addressing mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 24.2 "Extended Instruction Set"**.

FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING MODE



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:


- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.


Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.



© 2007 Microchip Technology Inc. Preliminary DS39689E-page 73

FIGURE 6-2: TABLE WRITE OPERATION



Note 1: Table Pointer actually points to one of 64 holding registers, the address of which is determined by TBLPTRL<5:0>. The process for physically writing data to the program memory array is discussed in Section 6.5 "Writing to Flash Program Memory".

6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- · TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see Section 23.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note: During normal operation, the WRERR bit may read as '1'. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD

bit 7 bit 0

bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit

1 = Access Flash program memory

0 = Access data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Access Configuration registers

0 = Access Flash program or data EEPROM memory

bit 5 **Unimplemented:** Read as '0'

bit 4 FREE: Flash Row Erase Enable bit

1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)

0 = Perform write-only

bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit

1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt)

0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

bit 2 WREN: Flash Program/Data EEPROM Write Enable bit

1 = Allows write cycles to Flash program/data EEPROM

0 = Inhibits write cycles to Flash program/data EEPROM

bit 1 WR: Write Control bit

1 = Initiates a data EEPROM erase/write cycle or a program memory erase/write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)

0 = Does not initiate an EEPROM read

Legend:

R = Readable bit W = Writable bit

S = Bit can be set by software, but not cleared U = Unimplemented bit, read as '0'

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer register (TBLPTR<2:0>) determine which of the 8 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 19 MSbs of the TBLPTR (TBLPTR<21:3>) determine which program memory block of 8 bytes is written to. For more detail, see Section 6.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER	OPERATIONS WIT	TH TBLRD AND TBL	√T INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the word
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
READ_WORD			
	TBLRD*+		; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVWF	WORD EVEN	
	TBLRD*+		; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVWF	WORD ODD	
		_	

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the micro-controller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - · set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - · set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

EDIAGE DOM	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW	BSF BCF BSF BSF BCF	EECON1, EEPGD EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE	<pre>; point to Flash program memory ; access Flash program memory ; enable write to memory ; enable Row Erase operation ; disable interrupts</pre>
Required Sequence	MOVLW MOVWF MOVWF BSF	55h EECON2 0AAh EECON2 EECON1, WR	<pre>; write 55h ; write 0AAh ; start erase (CPU stall)</pre>
	BSF	INTCON, GIE	; re-enable interrupts

6.5 Writing to Flash Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 8 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the modification does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 8 holding registers before executing a write operation.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



Note:

6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- Load Table Pointer register with address being erased
- 4. Execute the row erase procedure.
- Load Table Pointer register with address of first byte being written.
- 6. Write the 8 bytes into the holding registers.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory:
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.
- 8. Disable interrupts.

- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Repeat from step 5 seven more times.
- 14. Re-enable interrupts.
- 15. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 8 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

```
MOVLW
                     D'64
                                          ; number of bytes in erase block
              MOVWF
                     COUNTER
             MOVLW
                    BUFFER_ADDR_HIGH
                                         ; point to buffer
             MOVWF FSR0H
             MOVLW BUFFER_ADDR_LOW
             MOVWF FSR0L
             MOVLW CODE ADDR UPPER
                                        ; Load TBLPTR with the base
             MOVWF TBLPTRU
                                         ; address of the memory block
             MOVLW CODE_ADDR_HIGH
             MOVWF TBLPTRH
             MOVLW CODE ADDR LOW
                                        ; 6 LSB = 0
              MOVWF TBLPTRL
READ_BLOCK
             TBI-RD*+
                                         ; read into TABLAT, and inc
             MOVFW TABLAT
                                         ; get data
             MOVWF POSTINCO
                                         ; store data and increment FSR0
             DECFSZ COUNTER
                                         ; done?
             GOTO READ BLOCK
                                         ; repeat
MODIFY_WORD
             MOVLW
                    DATA ADDR HIGH
                                     ; point to buffer
             MOVWF
                     FSR0H
             MOVLW DATA ADDR LOW
             MOVWF FSR0L
             MOVLW NEW DATA LOW
                                         ; update buffer word and increment FSR0
             MOVWF POSTINCO
             MOVLW NEW DATA HIGH
                                        ; update buffer word
             MOVWF INDF0
ERASE BLOCK
             MOVLW CODE ADDR UPPER
                                        ; load TBLPTR with the base
             MOVWF
                     TBLPTRU
                                         ; address of the memory block
              MOVLW
                     CODE_ADDR_HIGH
             MOVWF TBLPTRH
             MOVLW CODE_ADDR_LOW
                                         ; 6 LSB = 0
             MOVWF TBLPTRL
                                        ; point to PROG/EEPROM memory
                     EECON1, CFGS
                     EECON1, EEPGD
                                        ; point to Flash program memory
                    EECON1, WREN
                                      ; enable write to memory
              BSF
                    EECON1, FREE
                                        ; enable Row Erase operation
                                      ; disable interrupts
              BCF
                    INTCON, GIE
              MOVLW 55h
                                         ; Required sequence
             MOVWF EECON2
                                         ; write 55H
              MOVLW AAh
              MOVWF EECON2
                              ; write AAH
              BSF
                     EECON1, WR
                                          ; start erase (CPU stall)
             NOP
             BSF
                     INTCON, GIE
                                         ; re-enable interrupts
WRITE_BUFFER_BACK
             MOVLW 8
                                          ; number of write buffer groups of 8 bytes
              MOVWF
                     COUNTER HI
             MOVLW
                     BUFFER ADDR HIGH
                                          ; point to buffer
             MOVWF
                     FSR0H
                     BUFFER_ADDR_LOW
             MOVLW
             MOVWF
                     FSR0L
PROGRAM LOOP
             MOVLW 8
                                          ; number of bytes in holding register
             MOVWF COUNTER
WRITE WORD TO HREGS
             MOVFW POSTINCO
                                          ; get low byte of buffer data and increment FSR0
              MOVWF
                    TABLAT
                                          ; present data to table latch
              TBLWT+*
                                          ; short write
                                          ; to internal TBLWT holding register, increment
              DECFSZ COUNTER
                                          ; loop until buffers are full
                     WRITE_WORD_TO_HREGS
```

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_MEMORY					
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h		;	required sequence
	MOVWF	EECON2		;	write 55H
	MOVLW	AAh			
	MOVWF	EECON2		;	write AAH
	BSF	EECON1,	WR	;	start program (CPU stall)
	NOP				
	BSF	INTCON,	GIE	;	re-enable interrupts
	DECFSZ	COUNTER_	HI	;	loop until done
	GOTO	PROGRAM_	LOOP		
	BCF	EECON1,	WREN	;	disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 23.0** "**Special Features of the CPU**" for more detail.

6.6 Flash Program Operation During Code Protection

See Section 23.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	_	_	bit 21	Program Me	emory Table F	Pointer Uppe	r Byte (TBLP	TR<20:16>)	49
TBPLTRH	Program M	emory Table	Pointer H	ligh Byte (TE	3LPTR<15:8	>)			49
TBLPTRL	Program M	emory Table	Pointer L	ow Byte (TB	LPTR<7:0>))			49
TABLAT	Program M	emory Table	Latch						49
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
EECON2	EEPROM C	Control Regis	ster 2 (not	a physical r	egister)				51
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. It will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in Section 26.0 "Electrical Characteristics") for exact limits.

7.1 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note: During normal operation, the WRERR bit is read as '1'. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1** "**Table Reads** and **Table Writes**" regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

REGISTER 7-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

bit 0

bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit

1 = Access Flash program memory

0 = Access data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Access Configuration registers

0 = Access Flash program or data EEPROM memory

bit 5 Unimplemented: Read as '0'

bit 4 FREE: Flash Row Erase Enable bit

> 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)

0 = Perform write only

bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit

> 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt)

0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

bit 2 WREN: Flash Program/Data EEPROM Write Enable bit

1 = Allows write cycles to Flash program/data EEPROM

0 = Inhibits write cycles to Flash program/data EEPROM

bit 1 WR: Write Control bit

> 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

> 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)

0 = Does not initiate an EEPROM read

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

7.2 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.3 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

7.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

```
MOVLW
        DATA EE ADDR
MOVWF
        EEADR
                         ; Data Memory Address to read
BCF
        EECON1, EEPGD
                         ; Point to DATA memory
        EECON1, CFGS
BCF
                         ; Access EEPROM
        EECON1, RD
BSF
                         ; EEPROM Read
MOVE
        EEDATA, W
                         ; W = EEDATA
```

EXAMPLE 7-2: DATA EEPROM WRITE

```
MOVLW
                    DATA EE ADDR
            MOVWF
                    EEADR
                                       ; Data Memory Address to write
            MOVLW
                   DATA EE DATA
            MOVWF
                    EEDATA
                                      ; Data Memory Value to write
            BCF
                    EECON1, EPGD
                                      ; Point to DATA memory
                    EECON1, CFGS
            BCF
                                      ; Access EEPROM
                    EECON1, WREN
                                      ; Enable writes
            BSF
            BCF
                    INTCON, GIE
                                      ; Disable Interrupts
            MOVLW
                   55h
Required
            MOVWF
                    EECON2
                                      ; Write 55h
            MOVLW
Sequence
                   0AAh
                                      ; Write OAAh
            MOVWF
                  EECON2
            BSF
                    EECON1, WR
                                    ; Set WR bit to begin write
            BSF
                    INTCON, GIE
                                      ; Enable Interrupts
                                       : User code execution
            BCF
                    EECON1, WREN
                                       ; Disable writes on write complete (EEIF set)
```

7.5 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 23.0 "Special Features of the CPU" for additional information.

7.6 Protection Against Spurious Write

To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during Brown-out Reset, power glitch or software malfunction.

7.7 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing data. Such data is typically updated at least one time within the number of writes defined by specification D124. If any location storing data is not written at least this often, the data EEPROM array must be refreshed. For this reason, values that change infrequently, or not at all, should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note:

If data EEPROM is used to store either:

1) only constants (i.e., data that is infrequently or never changed),

or

2) only frequently changing data, then an array refresh is likely not required but should be verified by the user. If a mixture of these types of data are being stored, it is the responsibility of the user to determine when an array refresh is required.

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

```
CLRF
               EEADR
                                 ; Start at address 0
       BCF
               EECON1. CFGS
                                 ; Set for memory
                                 ; Set for Data EEPROM
       BCF
               EECON1, EEPGD
       BCF
               INTCON, GIE
                                 ; Disable interrupts
               EECON1, WREN
                                 ; Enable writes
Loop
                                 ; Loop to refresh array
               EECON1, RD
       BSF
                                 ; Read current address
       MOVLW
               55h
                                 ; Write 55h
               EECON2
       MOVWF
       MOVLW
               0AAh
       MOVWF
               EECON2
                                 ; Write OAAh
               EECON1, WR
                                 ; Set WR bit to begin write
       BSF
       BTFSC
               EECON1, WR
                                 ; Wait for write to complete
       BRA
               $-2
       INCFSZ EEADR, F
                                 ; Increment address
               LOOP
       BRA
                                 ; Not zero, do it again
       BCF
               EECON1, WREN
                                 ; Disable writes
       BSF
               INTCON, GIE
                                 ; Enable interrupts
```

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
EEADR	EEPROM Address Register								51
EEDATA	EEPROM [Data Register	•						51
EECON2	EEPROM (Control Regis	ter 2 (not a	physical r	egister)				51
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	51
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PIR2	OSCFIF	CMIF		EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF ARG1, W ;
MULWF ARG2 ; ARG1 * ARG2 ->
; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

```
MOVF
       ARG1, W
MULWF
       ARG2
                   ; ARG1 * ARG2 ->
                   ; PRODH: PRODL
BTFSC
       ARG2, SB
                  ; Test Sign Bit
SUBWF
       PRODH, F ; PRODH = PRODH
                             - ARG1
       ARG2, W
MOVF
       ARG1, SB
BTFSC
                   ; Test Sign Bit
       PRODH, F
SUBWF
                   ; PRODH = PRODH
                             - ARG2
```

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
0 v 0 unaignad	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
9 v 9 signed	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 v 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs	

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L

= (ARG1H \bullet ARG2H \bullet 2<sup>16</sup>) +

(ARG1H \bullet ARG2L \bullet 2<sup>8</sup>) +

(ARG1L \bullet ARG2H \bullet 2<sup>8</sup>) +

(ARG1L \bullet ARG2L)
```

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

```
MOVF
        ARG1L, W
MULWF
        ARG2L
                       ; ARG1L * ARG2L->
                       ; PRODH: PRODL
MOVFF
        PRODH, RES1
                       ;
MOVFF
        PRODL, RESO
        ARG1H, W
MOVF
MULWF
        ARG2H
                       ; ARG1H * ARG2H->
                       ; PRODH: PRODL
MOVFF
        PRODH, RES3
        PRODL, RES2
MOVFF
        ARG1L, W
MOVF
MULWF
        ARG2H
                       ; ARG1L * ARG2H->
                       ; PRODH: PRODL
        PRODL, W
MOVF
ADDWF
        RES1, F
                       ; Add cross
        PRODH, W
MOVF
                       ; products
ADDWFC
        RES2, F
        WREG
CLRF
        RES3, F
ADDWFC
MOVF
        ARG1H, W
MULWF
        ARG2L
                       ; ARG1H * ARG2L->
                       ; PRODH:PRODL
MOVF
        PRODL, W
ADDWF
        RES1, F
                       ; Add cross
MOVF
        PRODH, W
                       ; products
ADDWFC RES2, F
CLRF
        WREG
ADDWFC
        RES3, F
```

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L

= (ARG1H \bullet ARG2H \bullet 2^{16}) +

(ARG1H \bullet ARG2L \bullet 2^{8}) +

(ARG1L \bullet ARG2H \bullet 2^{8}) +

(ARG1L \bullet ARG2L) +

(-1 \bullet ARG2H<7> \bullet ARG1H:ARG1L \bullet 2^{16}) +

(-1 \bullet ARG1H<7> \bullet ARG2H:ARG2L \bullet 2^{16})
```

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```
MOVF
            ARG1L, W
                         ; ARG1L * ARG2L ->
   MULWF
           ARG2L
                         ; PRODH: PRODL
            PRODH, RES1
   MOVFF
   MOVFF
            PRODL, RESO
   MOVF
            ARG1H, W
   MULWF
           ARG2H
                         ; ARG1H * ARG2H ->
                         ; PRODH: PRODL
            PRODH, RES3 ;
   MOVFF
            PRODL, RES2 ;
   MOVFF
   MOVF
            ARG1L, W
                         ; ARG1L * ARG2H ->
   MULWF
            ARG2H
                         ; PRODH: PRODL
   MOVF
            PRODL, W
                         ; Add cross
   ADDWF
            RES1, F
            PRODH, W
   MOVF
                         ; products
   ADDWFC
           RES2, F
   CLRF
            WREG
   ADDWFC
           RES3, F
   MOVF
            ARG1H, W
                         ; ARG1H * ARG2L ->
   MULWF
           ARG2L
                         ; PRODH:PRODL
            PRODL, W
   MOVF
                         ; Add cross
   ADDWF
           RES1, F
                         ; products
   MOVF
            PRODH, W
   ADDWFC
           RES2, F
            WREG
   CLRF
   ADDWFC
           RES3, F
   BTFSS
            ARG2H, 7
                         ; ARG2H: ARG2L neg?
   BRA
            SIGN ARG1
                         ; no, check ARG1
   MOVE
            ARG1L, W
   SUBWF
            RES2
   MOVF
            ARG1H, W
   SUBWFB
           RES3
SIGN ARG1
   BTFSS
            ARG1H, 7
                         ; ARG1H: ARG1L neg?
   BRA
            CONT_CODE
                         ; no, done
   MOVF
           ARG2L, W
   SUBWF
           RES2
   MOVF
           ARG2H, W
   SUBWFB RES3
CONT CODE
```

9.0 INTERRUPTS

The PIC18F4321 family devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB® IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- · Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC® mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

FIGURE 9-1: PIC18 INTERRUPT LOGIC



9.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

Note:

bit 7 GIE/GIEH: Global Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked interrupts
- 0 = Disables all interrupts

When IPEN = 1:

- 1 = Enables all high priority interrupts
- 0 = Disables all interrupts
- bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked peripheral interrupts
- 0 = Disables all peripheral interrupts

When IPEN = 1:

- 1 = Enables all low priority peripheral interrupts
- 0 = Disables all low priority peripheral interrupts
- bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit
 - 1 = Enables the TMR0 overflow interrupt
 - 0 = Disables the TMR0 overflow interrupt
- bit 4 INT0IE: INT0 External Interrupt Enable bit
 - 1 = Enables the INT0 external interrupt
 - 0 = Disables the INT0 external interrupt
- bit 3 RBIE: RB Port Change Interrupt Enable bit
 - 1 = Enables the RB port change interrupt0 = Disables the RB port change interrupt
 - 0 = Disables the ND port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
 - 1 = TMR0 register has overflowed (must be cleared in software)
 - 0 = TMR0 register did not overflow
- bit 1 INT0IF: INT0 External Interrupt Flag bit
 - 1 = The INT0 external interrupt occurred (must be cleared in software)
 - 0 = The INT0 external interrupt did not occur
- bit 0 RBIF: RB Port Change Interrupt Flag bit
 - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 - 0 = None of the RB7:RB4 pins have changed state

Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	1	RBIP

bit 7 bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = All PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG0: External Interrupt 0 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt 1 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 4 INTEDG2: External Interrupt 2 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 3 Unimplemented: Read as '0'

bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 Unimplemented: Read as '0'

bit 0 RBIP: RB Port Change Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	_	INT2IE	INT1IE		INT2IF	INT1IF

bit 7 bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

bit 6 INT1IP: INT1 External Interrupt Priority bit

> 1 = High priority 0 = Low priority

bit 5 Unimplemented: Read as '0'

bit 4 INT2IE: INT2 External Interrupt Enable bit

1 = Enables the INT2 external interrupt

0 = Disables the INT2 external interrupt

bit 3 INT1IE: INT1 External Interrupt Enable bit

1 = Enables the INT1 external interrupt

0 = Disables the INT1 external interrupt

bit 2 Unimplemented: Read as '0'

bit 1 INT2IF: INT2 External Interrupt Flag bit

1 = The INT2 external interrupt occurred (must be cleared in software)

0 = The INT2 external interrupt did not occur

bit 0 INT1IF: INT1 External Interrupt Flag bit

1 = The INT1 external interrupt occurred (must be cleared in software)

0 = The INT1 external interrupt did not occur

Legend:

U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state Note: of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

9.2 **PIR Registers**

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
Γ	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
k	oit 7							bit 0

bit 0

- **PSPIF:** Parallel Slave Port Read/Write Interrupt Flag bit⁽¹⁾ bit 7
 - 1 = A read or a write operation has taken place (must be cleared in software)
 - 0 = No read or write has occurred
 - Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.
- bit 6 ADIF: A/D Converter Interrupt Flag bit
 - 1 = An A/D conversion completed (must be cleared in software)
 - 0 = The A/D conversion is not complete
- bit 5 RCIF: EUSART Receive Interrupt Flag bit
 - 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)
 - 0 = The EUSART receive buffer is empty
- TXIF: EUSART Transmit Interrupt Flag bit bit 4
 - 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)
 - 0 = The EUSART transmit buffer is full
- bit 3 SSPIF: Master Synchronous Serial Port Interrupt Flag bit
 - 1 = The transmission/reception is complete (must be cleared in software)
 - 0 = Waiting to transmit/receive
- bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

- bit 1 TMR2IF: TMR2-to-PR2 Match Interrupt Flag bit
 - 1 = TMR2-to-PR2 match occurred (must be cleared in software)
 - 0 = No TMR2-to-PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
 - 1 = TMR1 register overflowed (must be cleared in software)
 - 0 = TMR1 register did not overflow

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF
bit 7							bit 0

bit 0

- bit 7 **OSCFIF:** Oscillator Fail Interrupt Flag bit
 - 1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)
 - 0 = Device clock operating
- bit 6 **CMIF:** Comparator Interrupt Flag bit
 - 1 = Comparator input has changed (must be cleared in software)
 - 0 = Comparator input has not changed
- Unimplemented: Read as '0' bit 5
- bit 4 EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit
 - 1 = The write operation is complete (must be cleared in software)
 - 0 = The write operation is not complete or has not been started
- bit 3 **BCLIF:** Bus Collision Interrupt Flag bit
 - 1 = A bus collision occurred (must be cleared in software)
 - 0 = No bus collision occurred
- bit 2 HLVDIF: High/Low-Voltage Detect Interrupt Flag bit
 - 1 = A high/low-voltage condition occurred; direction determined by VDIRMAG bit (HLVDCON<7>)
 - 0 = A high/low-voltage condition has not occurred
- bit 1 TMR3IF: TMR3 Overflow Interrupt Flag bit
 - 1 = TMR3 register overflowed (must be cleared in software)
 - 0 = TMR3 register did not overflow
- bit 0 CCP2IF: CCP2 Interrupt Flag bit

Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

Unused in this mode.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 97

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

- bit 7 **PSPIE:** Parallel Slave Port Read/Write Interrupt Enable bit⁽¹⁾
 - 1 = Enables the PSP read/write interrupt
 - 0 = Disables the PSP read/write interrupt

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

- bit 6 ADIE: A/D Converter Interrupt Enable bit
 - 1 = Enables the A/D interrupt
 - 0 = Disables the A/D interrupt
- bit 5 RCIE: EUSART Receive Interrupt Enable bit
 - 1 = Enables the EUSART receive interrupt
 - 0 = Disables the EUSART receive interrupt
- bit 4 TXIE: EUSART Transmit Interrupt Enable bit
 - 1 = Enables the EUSART transmit interrupt
 - 0 = Disables the EUSART transmit interrupt
- bit 3 SSPIE: Master Synchronous Serial Port Interrupt Enable bit
 - 1 = Enables the MSSP interrupt
 - 0 = Disables the MSSP interrupt
- bit 2 **CCP1IE:** CCP1 Interrupt Enable bit
 - 1 = Enables the CCP1 interrupt
 - 0 = Disables the CCP1 interrupt
- bit 1 TMR2IE: TMR2-to-PR2 Match Interrupt Enable bit
 - 1 = Enables the TMR2-to-PR2 match interrupt
 - 0 = Disables the TMR2-to-PR2 match interrupt
- bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit
 - 1 = Enables the TMR1 overflow interrupt
 - 0 = Disables the TMR1 overflow interrupt

	ы	n	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	1	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE

bit 7 bit 0

bit 7 OSCFIE: Oscillator Fail Interrupt Enable bit

1 = Enabled
0 = Disabled

bit 6 CMIE: Comparator Interrupt Enable bit

1 = Enabled0 = Disabled

bit 5 **Unimplemented:** Read as '0'

bit 4 **EEIE:** Data EEPROM/Flash Write Operation Interrupt Enable bit

1 =Enabled 0 =Disabled

bit 3 BCLIE: Bus Collision Interrupt Enable bit

1 = Enabled
0 = Disabled

bit 2 **HLVDIE:** High/Low-Voltage Detect Interrupt Enable bit

1 = Enabled0 = Disabled

bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit

1 = Enabled0 = Disabled

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enabled
0 = Disabled

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0

bit 7 **PSPIP:** Parallel Slave Port Read/Write Interrupt Priority bit⁽¹⁾

1 = High priority

0 = Low priority

Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.

bit 6 ADIP: A/D Converter Interrupt Priority bit

1 = High priority0 = Low priority

bit 5 RCIP: EUSART Receive Interrupt Priority bit

1 = High priority0 = Low priority

bit 4 TXIP: EUSART Transmit Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 SSPIP: Master Synchronous Serial Port Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 **CCP1IP:** CCP1 Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 TMR2IP: TMR2-to-PR2 Match Interrupt Priority bit

1 = High priority0 = Low priority

bit 0 TMR1IP: TMR1 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

REGISTER 9-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP

bit 7 bit 0

bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit

1 = High priority0 = Low priority

bit 6 CMIP: Comparator Interrupt Priority bit

1 = High priority0 = Low priority

bit 5 Unimplemented: Read as '0'

bit 4 **EEIP:** Data EEPROM/Flash Write Operation Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 **BCLIP:** Bus Collision Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 **HLVDIP:** High/Low-Voltage Detect Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

bit 0 CCP2IP: CCP2 Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

9.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 4.1 "RCON Register"**.

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
hit 7							hit 0

bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16XXX Compatibility mode)

bit 6 **SBOREN:** Software BOR Enable bit⁽¹⁾

For details of bit operation, see Register 4-1.

bit 5 Unimplemented: Read as '0'

bit 4 RI: RESET Instruction Flag bit

For details of bit operation, see Register 4-1.

bit 3 TO: Watchdog Time-out Flag bit

For details of bit operation, see Register 4-1.

bit 2 PD: Power-down Detection Flag bit

For details of bit operation, see Register 4-1.

bit 1 POR: Power-on Reset Status bit⁽²⁾

For details of bit operation, see Register 4-1.

bit 0 BOR: Brown-out Reset Status bit

For details of bit operation, see Register 4-1.

Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.

2: Actual Reset values are determined by device configuration and the nature of the device Reset. See Register 4-1 for additional information.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3** "Data Memory Organization"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
MOVWF
          W TEMP
                                           ; W TEMP is in virtual bank
          STATUS, STATUS TEMP
                                           ; STATUS_TEMP located anywhere
MOVEE
MOVFF
          BSR, BSR TEMP
                                           ; BSR TMEP located anywhere
; USER ISR CODE
MOVFF
          BSR TEMP, BSR
                                           ; Restore BSR
MOVF
          W TEMP, W
                                           : Restore WREG
MOVFF
          STATUS TEMP, STATUS
                                           ; Restore STATUS
```

NOTES:

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins. They are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 23.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing or setting the control bits in the ADCON1 register (A/D Control Register 1).

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RA3:RA0 as digital inputs, it is also necessary to turn off the comparators.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	; Configure all A/D
MOVWF	ADCON1	; for digital inputs
MOVWF	07h	; Configure comparators
MOVWF	CMCON	; for digital input
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<7:6,3:0> as inputs
		; RA<5:4> as outputs

TABLE 10-1: PORTA I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	I	ANA	A/D input channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	I	TTL	PORTA<1> data input; disabled when analog input enabled.
	AN1	1	_	ANA	A/D input channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RA2/AN2/ VREF-/CVREF	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	I	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.
	AN2	1	I	ANA	A/D input channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	VREF-	1	I	ANA	A/D and comparator voltage reference low input.
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.
		1		TTL	PORTA<3> data input; disabled when analog input enabled.
	AN3	1	-	ANA	A/D input channel 3 and Comparator C1+ input. Default input configuration on POR.
	VREF+	1	I	ANA	A/D and comparator voltage reference high input.
RA4/T0CKI/C1OUT	RA4	0	0	DIG	LATA<4> data output.
		1	I	ST	PORTA<4> data input; default configuration on POR.
	T0CKI	1	I	ST	Timer0 clock input.
	C1OUT	0	0	DIG	Comparator 1 output; takes priority over port data.
RA5/AN4/SS/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.
HLVDIN/C2OUT		1	I	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1		ANA	A/D input channel 4. Default configuration on POR.
	SS	1	I	TTL	Slave Select input for MSSP (MSSP module).
	HLVDIN	1	ļ	ANA	High/Low-Voltage Detect external trip point input.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
OSC2/CLKO/RA6	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only.
		1	I	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.
	OSC2	х	0	ANA	Main oscillator feedback output connection (XT, HS and LP modes).
	CLKO	х	0	DIG	System cycle clock output (Fosc/4) in RC, INTIO1 and EC Oscillator modes.
OSC1/CLKI/RA7	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.
		1	I	TTL	PORTA<7> data input. Disabled in external oscillator modes.
	OSC1	х	ı	ANA	Main oscillator input connection.
	CLKI	х	I	ANA	Main clock input connection.

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52
LATA	LATA7 ⁽¹⁾			ta Latch Re			to Data Lat	ch)	52
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ta Direction	Control Re	gister			52
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, RB4:RB0 are
	configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.
	By clearing the Configuration bit, PBADEN, RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep mode or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the ${\tt MOVFF}$ (ANY), PORTB instruction).
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the Configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

TABLE 10-3: PORTB I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RB0/INT0/FLT0/	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.
AN12		1	1	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1)
	INT0	1	I	ST	External interrupt 0 input.
	FLT0	1	I	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.
	AN12	1	I	ANA	A/D input channel 12. ⁽¹⁾
RB1/INT1/AN10	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1)
	INT1	1	I	ST	External interrupt 1 input.
	AN10	1	1	ANA	A/D input channel 10. ⁽¹⁾
RB2/INT2/AN8	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.
		1	1	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	INT2	1	I	ST	External interrupt 2 input.
	AN8	1	I	ANA	A/D input channel 8. ⁽¹⁾
RB3/AN9/CCP2	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.
		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾
	AN9	1	I	ANA	A/D input channel 9. ⁽¹⁾
	CCP2 ⁽²⁾	0	0	DIG	CCP2 compare and PWM output.
		1	1	ST	CCP2 capture input.
RB4/KBI0/AN11	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. (1)
	KBI0	1	I	TTL	Interrupt-on-change pin.
	AN11	1	I	ANA	A/D input channel 11. ⁽¹⁾
RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output.
		1	1	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
	KBI1	1	I	TTL	Interrupt-on-change pin.
	PGM	х	I	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.
		1	I	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	KBI2	1	I	TTL	Interrupt-on-change pin.
	PGC	х	ı	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. (3)
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.
		1	-	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
	KBI3	1	ı	TTL	Interrupt-on-change pin.
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation. (3)
		х	I	ST	Serial execution data input for ICSP and ICD operation. (3)

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

- 2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.
- 3: All other pin functions are disabled when ICSP or ICD are enabled.

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52	
LATB	PORTB Data Latch Register (Read and Write to Data Latch)									
TRISB	PORTB Dat	a Direction C	ontrol Regi	ster					52	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	49	
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	49	
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 111

TABLE 10-5: PORTC I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	I	ST	PORTC<0> data input.
	T1OSO	х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	I	ST	Timer1/Timer3 counter input.
RC1/T1OSI/CCP2	RC1	0	0	DIG	LATC<1> data output.
		1	ı	ST	PORTC<1> data input.
	T1OSI	х	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare and PWM output; takes priority over port data.
		1	- 1	ST	CCP2 capture input.
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.
		1	ı	ST	PORTC<2> data input.
	CCP1	0	0	DIG	CCP1 compare or PWM output; takes priority over port data.
		1	ı	ST	CCP1 capture input.
	P1A ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	- 1	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	I	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C™ clock output (MSSP module); takes priority over port data.
		1	I	I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	- 1	ST	PORTC<4> data input.
	SDI	1	I	ST	SPI data input (MSSP module).
	SDA	1	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	I	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	ı	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX/CK	RC6	0	0	DIG	LATC<6> data output.
		1	I	ST	PORTC<6> data input.
	TX	1	0	DIG	Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output.
	CK	1	0	DIG	Synchronous serial clock output (EUSART module); takes priority over port data.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
RC7/RX/DT	RC7	0	0	DIG	LATC<7> data output.
		1	_	ST	PORTC<7> data input.
	RX	1	I	ST	Asynchronous serial receive data input (EUSART module).
	DT	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (EUSART module). User must configure as an input.

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4221/4321 devices.

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	52	
LATC	PORTC Da	PORTC Data Latch Register (Read and Write to Data Latch)								
TRISC	PORTC Da	ata Directio	n Control Re	egister					52	

10.4 PORTD, TRISD and LATD Registers

Note: PORTD is only available on 40/44-pin devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module"**.

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.6 "Parallel Slave Port"** for additional information on the Parallel Slave Port (PSP).

Note: When the Enhanced PWM mode is used with either dual or quad outputs, the PSP functions of PORTD are automatically disabled.

EXAMPLE 10-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

TABLE 10-7: PORTD I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	I	ST	PORTD<0> data input.
	PSP0	х	0	DIG	PSP read data output (LATD<0>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD1/PSP1	PSP1 RD1 0 O DIG LATD<1> data output.			LATD<1> data output.	
		1	I	ST	PORTD<1> data input.
	PSP1	х	0	DIG	PSP read data output (LATD<1>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	I	ST	PORTD<2> data input.
	PSP2	х	0	DIG	PSP read data output (LATD<2>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	PSP3	х	0	DIG	PSP read data output (LATD<3>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	I	ST	PORTD<4> data input.
	PSP4	х	0	DIG	PSP read data output (LATD<4>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD5/PSP5/P1B	RD5	0	0	DIG	LATD<5> data output.
		1	I	ST	PORTD<5> data input.
	PSP5	х	0	DIG	PSP read data output (LATD<5>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD6/PSP6/P1C	RD6	0	0	DIG	LATD<6> data output.
		1	I	ST	PORTD<6> data input.
	PSP6	х	0	DIG	PSP read data output (LATD<6>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD7/PSP7/P1D	RD7	0	0	DIG	LATD<7> data output.
		1	I	ST	PORTD<7> data input.
	PSP7	х	0	DIG	PSP read data output (LATD<7>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52
LATD	PORTD Da	ta Latch Re	gister (Rea	d and Write t	o Data Latc	h)			52
TRISD	PORTD Da	ta Direction	Control Re	gister					52
TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F4321 family device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as analog inputs, these pins will read as '0'.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, RE2:RE0 are configured as analog inputs.

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ($\overline{MCLR}/VPP/RE3$) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note: On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0Ah	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	03h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

10.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 117

REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0
bit 7							bit 0

bit 0

bit 7 IBF: Input Buffer Full Status bit

1 = A word has been received and waiting to be read by the CPU

0 = No word has been received

OBF: Output Buffer Full Status bit bit 6

1 = The output buffer still holds a previously written word

0 = The output buffer has been read

bit 5 **IBOV:** Input Buffer Overflow Detect bit (in Microprocessor mode)

1 = A write occurred when a previously input word has not been read (must be cleared in software)

0 = No overflow occurred

bit 4 PSPMODE: Parallel Slave Port Mode Select bit

> 1 = Parallel Slave Port mode 0 = General purpose I/O mode

bit 3 Unimplemented: Read as '0'

bit 2 TRISE2: RE2 Direction Control bit

> 1 = Input 0 = Output

TRISE1: RE1 Direction Control bit bit 1

> 1 = Input 0 = Output

bit 0 TRISE0: RE0 Direction Control bit

> 1 = Input0 = Output

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 10-9: PORTE I/O SUMMARY

Pin	Function	TRIS Setting	I/O	I/O Type	Description
RE0/RD/AN5	RE0	0	0	DIG	LATE<0> data output; not affected by analog input.
		1	I	ST	PORTE<0> data input; disabled when analog input enabled.
	RD	1	ı	TTL	PSP read enable input (PSP enabled).
	AN5	1	I	ANA	A/D input channel 5; default input configuration on POR.
RE1/WR/AN6	RE1	0	0	DIG	LATE<1> data output; not affected by analog input.
		1	I	ST	PORTE<1> data input; disabled when analog input enabled.
	WR	1	ı	TTL	PSP write enable input (PSP enabled).
	AN6	1	I	ANA	A/D input channel 6; default input configuration on POR.
RE2/CS/AN7	RE2	0	0	DIG	LATE<2> data output; not affected by analog input.
		1	I	ST	PORTE<2> data input; disabled when analog input enabled.
	CS	1	- 1	TTL	PSP write enable input (PSP enabled).
	AN7	1	I	ANA	A/D input channel 7; default input configuration on POR.
MCLR/VPP/RE3 ⁽¹⁾	MCLR	_	I	ST	External Master Clear input; enabled when MCLRE Configuration bit is set.
	VPP	 I ANA High-voltage detection; used for ICSP™ mode entry d available, regardless of pin mode. 		High-voltage detection; used for ICSP™ mode entry detection. Always available, regardless of pin mode.	
	RE3	(2)	I	ST	PORTE<3> data input; enabled when MCLRE Configuration bit is clear.

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin devices.

2: RE3 does not have a corresponding TRIS bit to control data direction.

TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE	_	_	_	_	RE3 ^(1,2)	RE2	RE1	RE0	52
LATE ⁽²⁾	_	_	_	_		PORTE Data Latch Register (Read and Write to Data Latch)			52
TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 119

10.6 Parallel Slave Port

Note: The Parallel Slave Port is only available on 40/44-pin devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in Dual Output or Quad Output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the $\overline{\text{CS}}$ or $\overline{\text{RD}}$ lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.

FIGURE 10-2: PORTD AND PORTE
BLOCK DIAGRAM
(PARALLEL SLAVE PORT)




FIGURE 10-3: PARALLEL SLAVE PORT WRITE WAVEFORMS




FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	52
LATD	PORTD Data Latch Register (Read and Write to Data Latch)								
TRISD	PORTD Data Direction Control Register								52
PORTE	_	_	_	_	RE3	RE2	RE1	RE0	52
LATE	_	_	_	_	_	PORTE Dat (Read and \	52		
TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IF	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

NOTES:

11.0 TIMERO MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- · Interrupt-on-overflow

The TOCON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 T08BIT: Timer0 8-Bit/16-Bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 TOCS: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 T0SE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value

Legend:

R = Readable bit	= Readable bit W = Writable bit		bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the ToCS bit (ToCON<5>). In Timer mode (ToCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the

internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMERO BLOCK DIAGRAM (8-BIT MODE)





FIGURE 11-2: TIMERO BLOCK DIAGRAM (16-BIT MODE)



11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMERO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
TMR0L	Timer0 Register Low Byte									
TMR0H	Timer0 Register High Byte									
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
T0CON	TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	50	
TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52	

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 125

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- · Interrupt-on-overflow
- · Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

- bit 7 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Tlmer1 in one 16-bit operation
 - 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 6 T1RUN: Timer1 System Clock Status bit
 - 1 = Device clock is derived from Timer1 oscillator
 - 0 = Device clock is derived from another source
- bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 3 T10SCEN: Timer1 Oscillator Enable bit
 - 1 = Timer1 oscillator is enabled
 - 0 = Timer1 oscillator is shut off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RC0/T10SO/T13CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR10N: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1

Leg	ıer	d:
		·u.

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

12.1 **Timer1 Operation**

Timer1 can operate in one of these modes:

- Timer
- · Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/ T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 12-1: TIMER1 BLOCK DIAGRAM





FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS
FOR THE TIMER1
LP OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2	
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾	

- **Note 1:** Microchip suggests these values as a starting point in validating the oscillator circuit.
 - Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Capacitor values are for design guidance only.

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0** "Power-Managed Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.


12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 12-4: OSCILLATOR CIRCUIT
WITH GROUNDED
GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note: The Special Event Triggers from the CCP2 module will not set the TMR1IF interrupt flag bit (PIR1<0>).

12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator"**) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine, which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered. Doing so may introduce cumulative errors over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

```
RTCinit
          MOVLW
                  80h
                                 ; Preload TMR1 register pair
          MOVWE
                  TMR1H
                                 ; for 1 second overflow
          CLRF
                TMR1L
         MOVLW b'00001111'; Configure for external clock,
          MOVWF T1CON
                                ; Asynchronous operation, external oscillator
          CLRF
                secs
                                ; Initialize timekeeping registers
          CLRF
                  mins
          MOVLW
                  .12
          MOVWF
                  hours
                  PIE1, TMR1IE ; Enable Timer1 interrupt
          BSF
          RETURN
RTCisr
          BSF
                  TMR1H, 7
                                ; Preload for 1 sec overflow
                PIR1, TMR1IF
                                 ; Clear interrupt flag
          INCF
                 secs, F
                                ; Increment seconds
         MOVLW
                  .59
                                ; 60 seconds elapsed?
          CPFSGT
                 secs
                                ; No, done
          RETURN
                                ; Clear seconds
          CLRF
                  secs
                  mins, F
                                 ; Increment minutes
          INCF
          MOVLW
                  .59
                                 ; 60 minutes elapsed?
          CPFSGT mins
          RETURN
                                ; No, done
          CLRF
                 mins
                                ; clear minutes
                hours, F
          INCF
                                ; Increment hours
          MOVLW
                  .23
                                 ; 24 hours elapsed?
          CPFSGT
                  hours
          RETURN
                                 ; No, done
          CLRF
                  hours
                                 ; Reset hours
          RETURN
                                  ; Done
```

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF							49
PIR1	PSPIF ⁽¹⁾	PSPIF ⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR1L	Timer1 Register Low Byte								
TMR1H	Timer1 Register High Byte								
T1CON	RD16								

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

NOTES:

Preliminary

13.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 13.2 "Timer2 Interrupt"**).

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 T20UTPS3:T20UTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 133

13.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

13.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in **Section 17.0** "**Master Synchronous Serial Port (MSSP) Module**".

FIGURE 13-1: TIMER2 BLOCK DIAGRAM




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TMR2	Timer2 Register						50		
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Period Register						50		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

14.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- · Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see **Section 15.1.1** "CCP Modules and Timer Resources" for more information).

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7	-						bit 0

- bit 7 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
 - 1x = Timer3 is the capture/compare clock source for the CCP modules
 - 01 = Timer3 is the capture/compare clock source for CCP2; Timer1 is the capture/compare clock source for CCP1
 - 00 = Timer1 is the capture/compare clock source for the CCP modules
- bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 2 **T3SYNC:** Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer 3 uses the internal clock when TMR3CS = 0.

- bit 1 TMR3CS: Timer3 Clock Source Select bit
 - 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

	.ea	OI	\mathbf{n}	
_	. – u		ıu	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

14.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- · Synchronous Counter
- · Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 14-1: TIMER3 BLOCK DIAGRAM (8-BIT READ/WRITE MODE)





FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in **Section 12.0** "Timer1 Module".

14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.5 Resetting Timer3 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Special Event Triggers from the CCP2 module will not set the TMR3IF interrupt flag bit (PIR2<1>).

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE		EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TMR3L	Timer3 Register Low Byte						51		
TMR3H	Timer3 Register High Byte						51		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	50
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 137

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F4321 family devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 16.0

"Enhanced Capture/Compare/PWM (ECCP)

Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or Enhanced implementation.

REGISTER 15-1: CCPxCON REGISTER (CCP2 MODULE, CCP1 MODULE IN 28-PIN DEVICES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7		•				•	bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Module Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCP module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPxIF bit is set)

0011 = Reserved

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode: initialize CCP pin low; on compare match, force CCP pin high (CCPxIF bit is set)

1001 = Compare mode: initialize CCP pin high; on compare match, force CCP pin low (CCPxIF bit is set)

1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCP pin reflects I/O state)

1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCPx match (CCPxIF bit is set)

11xx = PWM mode

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

15.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

TABLE 15-1: CCP MODE – TIMER RESOURCES

CCP/ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-1 and Figure 15-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work.

15.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM ⁽¹⁾	None
Compare	PWM ⁽¹⁾	None
PWM ⁽¹⁾	Capture	None
PWM ⁽¹⁾	Compare	None
PWM ⁽¹⁾	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

Note 1: Includes standard and Enhanced PWM operation.

15.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

15.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If RB3/CCP2 or RC1/CCP2 is configured as an output, a write to the port can cause a capture condition.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

15.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.


EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

```
CLRF CCP2CON ; Turn CCP module off

MOVLW NEW_CAPT_PS ; Load WREG with the
; new prescaler mode
; value and CCP ON

MOVWF CCP2CON ; Load CCP2CON with
; this value
```

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- · driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:

Clearing the CCP2CON register will force the RB3 or RC1 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

15.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	48	
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR1	PSPIP ⁽²⁾	PSPIP ⁽²⁾ ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP								
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52	
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52	
IPR2	OSCFIP	OSCFIP CMIP — EEIP BCLIP HLVDIP TMR3IP CCP2IP								
TRISB	PORTB Da	PORTB Data Direction Control Register								
TRISC	PORTC Da	ta Direction	Control Reg	jister					52	
TMR1L	Timer1 Reg	gister Low By	yte						50	
TMR1H	Timer1 Reg	gister High B	yte						50	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	50	
TMR3H	Timer3 Reg	gister High B	yte						51	
TMR3L	Timer3 Reg	gister Low By	yte						51	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51	
CCPR1L	Capture/Co	mpare/PWN	/ Register 1	Low Byte					51	
CCPR1H	Capture/Co	mpare/PWN	/I Register 1	High Byte					51	
CCP1CON	P1M1 ⁽²⁾ P1M0 ⁽²⁾ DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0								51	
CCPR2L	Capture/Co	Capture/Compare/PWM Register 2 Low Byte								
CCPR2H	Capture/Co	mpare/PWN	/ Register 2	High Byte					51	
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

^{2:} These bits are unimplemented on 28-pin devices and read as '0'.

15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note: Clearing the CCP2CON register will force the RB3 or RC1 output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.4** "**Setup for PWM Operation**".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 15-4: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 15-1:

```
PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)
```

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

· TMR2 is cleared

Note:

- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH

The Timer2 postscalers (see Section 13.0 "Timer2 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 15-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 15-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	48	
PIR1	PSPIF ⁽²⁾	SPIF ⁽²⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							52	
PIE1	PSPIE ⁽²⁾	SPIE ⁽²⁾ ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE								
IPR1	PSPIP ⁽²⁾	SPIP ⁽²⁾ ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP								
TRISB	PORTB Da	ata Direction	Control Regi	ster					52	
TRISC	PORTC Da	ata Direction	Control Regi	ster					52	
TMR2	Timer2 Reg	gister							50	
PR2	Timer2 Per	riod Register							50	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50	
CCPR1L	Capture/Co	ompare/PWIV	l Register 1 l	_ow Byte					51	
CCPR1H	Capture/Co	ompare/PWM	l Register 1 l	High Byte					51	
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51	
CCPR2L	Capture/Co	ompare/PWIV	l Register 2 l	_ow Byte					51	
CCPR2H	Capture/Co	Capture/Compare/PWM Register 2 High Byte								
CCP2CON	— DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0								51	
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	51	
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

^{2:} These bits are unimplemented on 28-pin devices and read as '0'.

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) **MODULE**

The ECCP module is implemented only in Note: 40/44-pin devices.

In PIC18F4221/4321 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The

Enhanced features are discussed in detail in Section 16.4 "Enhanced PWM Mode". Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in PIC18F2221/2321 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 16-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

P1M1:P1M0: Enhanced PWM Output Configuration bits bit 7-6

<u>If CCP1M3:CCP1M2 = 00, 01, 10:</u>

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins <u>If CCP1M3:CCP1M2 = 11:</u>

00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins

01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive

10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

CCP1M3:CCP1M0: Enhanced CCP Mode Select bits bit 3-0

0000 = Capture/Compare/PWM off (resets ECCP module)

0001 = Reserved

0010 = Compare mode, toggle output on match

0011 = Capture mode

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)

1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF)

1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state

1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CC1IF bit)

1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high

1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low

1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high

1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:

-n = Value at POR

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features; it is:

• ECCP1DEL (Dead-band delay)

16.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

16.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in Section 15.1.1 "CCP Modules and Timer Resources".

16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in **Section 15.2** "Capture Mode" and Section 15.3 "Compare Mode". No changes are required when moving between 28-pin and 40/44-pin devices.

16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 15.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode, as in Table 16-1.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 "Setup for PWM Operation" or Section 16.4.9 "Setup for PWM Operation". The latter is more generic and will work for either single or multi-output PWM.

TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

ECCP Mode	CCP1CON Configuration	RC2 RD5		RD6	RD7						
	All 40/44-pin devices:										
Compatible CCP	00xx 11xx	CCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7						
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7						
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D						

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 16-1:

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:


· TMR2 is cleared

Note:

- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



© 2007 Microchip Technology Inc. Preliminary DS39689E-page 149

16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

EQUATION 16-2:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 16-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{\text{Fosc}}{\text{Fpwm}}\right)}{\log(2)} \text{ bits}$$

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

16.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- · Half-Bridge Output
- · Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 16.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-2.


TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

PR2 + 1 **CCP1CON SIGNAL** Duty Cycle <7:6> Period P1A Modulated (Single Output) 00 Delay⁽¹⁾ Delay(1) P1A Modulated (Half-Bridge) 10 P1B Modulated P1A Active P1B Inactive (Full-Bridge, 01 Forward) P1C Inactive P1D Modulated P1A Inactive P1B Modulated (Full-Bridge, 11 Reverse) P1C Active P1D Inactive

FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)



Relationships:

- Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * (ECCP1DEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (see Section 16.4.6 "Programmable Dead-Band Delay").


16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6** "**Programmable Dead-Band Delay**" for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.


FIGURE 16-4: HALF-BRIDGE PWM OUTPUT



Note 1: At this time, the TMR2 register is equal to the PR2 register.

2: Output signals are shown as active-high.

FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS




16.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.

FIGURE 16-6: FULL-BRIDGE PWM OUTPUT






FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.


FIGURE 16-8: PWM DIRECTION CHANGE



Note 1: The direction bit in the CCP1 Control register (CCP1CON<7>) is written any time during the PWM cycle.

2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle at intervals of 4 Tosc, 16 Tosc or 64 Tosc, depending on the Timer2 prescaler value. The modulated P1B and P1D signals are inactive at this time.

FIGURE 16-9: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



Note 1: All signals are shown as active-high.

2: t_{ON} is the turn-on delay of power switch QC and its driver.

3: t_{OFF} is the turn-off delay of power switch QD and its driver.

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 155

16.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note: Programmable dead-band delay is not implemented in 28-pin devices with standard CCP modules.

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state (see Figure 16-4 for illustration). Bits PDC6:PDC0 of the ECCP1DEL register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc). These bits are not available on 28-pin devices as the standard CCP module does not support half-bridge operation.

16.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on FLT0 can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (ECCP1AS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 16-2: ECCP1DEL: PWM DEAD-BAND DELAY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6 ⁽¹⁾	PDC5 ⁽¹⁾	PDC4 ⁽¹⁾	PDC3 ⁽¹⁾	PDC2 ⁽¹⁾	PDC1 ⁽¹⁾	PDC0 ⁽¹⁾
bit 7							bit 0

bit 7 PRSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC6:PDC0: PWM Delay Count bits⁽¹⁾

Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Note 1: Unimplemented on 28-pin devices; bits read '0'.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PSSAC1 PSSBD1⁽¹⁾ PSSBD0⁽¹⁾ **ECCPASE** ECCPAS2 ECCPAS1 ECCPAS0 PSSAC0 bit 7 bit 0

bit 7 ECCPASE: ECCP Auto-Shutdown Event Status bit

1 = A shutdown event has occurred; ECCP outputs are in shutdown state

0 = ECCP outputs are operating

bit 6-4 ECCPAS2: ECCP Auto-Shutdown Source Select bits

111 = FLT0 or Comparator 1 or Comparator 2

110 = FLT0 or Comparator 2

101 = FLT0 or Comparator 1

100 = FLT0

011 = Either Comparator 1 or 2

010 = Comparator 2 output

001 = Comparator 1 output

000 = Auto-shutdown is disabled

bit 3-2 PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits

1x = Pins A and C are tri-state (40/44-pin devices);

PWM output is tri-state (28-pin devices)

01 = Drive Pins A and C to '1'

00 = Drive Pins A and C to '0'

bit 1-0 **PSSBD1:PSSBD0:** Pins B and D Shutdown State Control bits⁽¹⁾

1x = Pins B and D tri-state

01 = Drive Pins B and D to '1'

00 = Drive Pins B and D to '0'

Note 1: Unimplemented on 28-pin devices; bits read as '0'.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

16.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.







FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
 - . If auto-shutdown is required, do the following:
 - Disable auto-shutdown (ECCPASE = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - · Wait for non-shutdown condition
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRn overflows (TMRnIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

16.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

16.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

16.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	48
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽²⁾	SPIE ⁽²⁾ ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE						52	
IPR1	PSPIP ⁽²⁾	PSPIP ⁽²⁾ ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP						52	
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	OSCFIP CMIP — EEIP BCLIP HLVDIP TMR3IP CCP2IP							
TRISB	PORTB Da	ta Direction C	ontrol Registe	er					52
TRISC	PORTC Da	ta Direction C	ontrol Registo	er					52
TRISD ⁽²⁾	PORTD Da	ta Direction C	ontrol Regist	er					52
TMR1L	Timer1 Reg	ister Low Byte	е						50
TMR1H	Timer1 Reg	jister High Byt	e						50
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	50
TMR2	Timer2 Reg	jister							50
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Per	iod Register							50
TMR3L	Timer3 Reg	ister Low Byte	е						51
TMR3H	Timer3 Reg	ister High Byt	e						51
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
CCPR1L	Capture/Co	mpare/PWM	Register 1 Lo	w Byte					51
CCPR1H	Capture/Co	Capture/Compare/PWM Register 1 High Byte							
CCP1CON	P1M1 ⁽²⁾	P1M0 ⁽²⁾	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	51
ECCP1DEL	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	51

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

^{2:} These registers and/or bits are unimplemented on 28-pin devices; always maintain these bits clear.

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with address masking for both 10-bit and 7-bit addressing)

The I²C interface supports the following modes in hardware:

- · Master mode
- · Multi-Master mode
- Slave mode

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four SPI modes are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/SS/HLVDIN/C2OUT

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI MODE)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

bit 7 SMP: Sample bit

SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 CKE: SPI Clock Select bit

- 1 = Transmit occurs on transition from active to Idle clock state
- 0 = Transmit occurs on transition from Idle to active clock state

Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>).

bit 5 D/A: Data/Address bit

Used in I^2C^{TM} mode only.

bit 4 P: Stop bit

Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.

bit 3 S: Start bit

Used in I²C mode only.

bit 2 R/W: Read/Write Information bit

Used in I²C mode only.

bit 1 **UA:** Update Address bit

Used in I²C mode only.

bit 0 **BF:** Buffer Full Status bit (Receive mode only)

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

Le	g	е	n	a	١
Lе	g	е	n	a	١

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

WCOL: Write Collision Detect bit (Transmit mode only)

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 7

bit 6 SSPOV: Receive Overflow Indicator bit

SPI Slave mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
- 0 = No overflow

Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

- bit 5 SSPEN: Synchronous Serial Port Enable bit
 - 1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, these pins must be properly configured as input or output.

- bit 4 CKP: Clock Polarity Select bit
 - 1 = Idle state for clock is a high level
 - 0 = Idle state for clock is a low level
- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
 - 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin
 - 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0000 = SPI Master mode, clock = Fosc/4

Note: Bit combinations not specifically listed here are either reserved or implemented in I²C[™] mode only.

Legend:				٦
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 163

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS BRA MOVF	SSPSTAT, BF LOOP SSPBUF, W	;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data





© 2007 Microchip Technology Inc. Preliminary DS39689E-page 165

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI operation is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.


The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI operation must be in Slave mode with the \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the


SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI interface is in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI interface is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.





© 2007 Microchip Technology Inc. Preliminary DS39689E-page 167

FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 2.7** "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 17-1: SPI BUS MODES

Standard SPI Mode	Control Bits State			
Terminology	CKP	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

There is also an SMP bit which controls when the data is sampled.

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽²⁾	PORTA Da	ta Direction	Control Req	gister			52
TRISC	PORTC Da	ta Direction	Control Reg	gister					52
SSPBUF	MSSP Rec	eive Buffer/	ffer/Transmit Register				50		
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	50
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	50

Legend: Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

17.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



17.4.1 REGISTERS

The MSSP module has six registers for I²C operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- · MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

SSPSTAT: MSSP STATUS REGISTER (I²C™ MODE) REGISTER 17-3:

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/\overline{A}	Р	S	R/W	UA	BF
bit 7							bit 0

bit 0

bit 7 SMP: Slew Rate Control bit

In Master or Slave mode:

- 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)
- 0 = Slew rate control enabled for High-Speed mode (400 kHz)
- bit 6 CKE: SMBus Select bit

In Master or Slave mode:

- 1 = Enable SMBus specific inputs
- 0 = Disable SMBus specific inputs
- bit 5 D/A: Data/Address bit

In Master mode:

Reserved.

In Slave mode:

- 1 = Indicates that the last byte received or transmitted was data
- 0 = Indicates that the last byte received or transmitted was address
- bit 4
 - 1 = Indicates that a Stop bit has been detected last
 - 0 = Stop bit was not detected last

Note: This bit is cleared on Reset and when SSPEN is cleared.

- bit 3 S: Start bit
 - 1 = Indicates that a Start bit has been detected last
 - 0 = Start bit was not detected last

This bit is cleared on Reset and when SSPEN is cleared.

R/W: Read/Write Information bit (I²C mode only) bit 2

In Slave mode:

- 1 = Read
- 0 = Write

This bit holds the R/\overline{W} bit information following the last address match. This bit is Note: only valid from the address match to the next Start bit, Stop bit or not ACK bit.

In Master mode:

- 1 = Transmit is in progress
- 0 = Transmit is not in progress

ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

- bit 1 **UA:** Update Address bit (10-bit Slave mode only)
 - 1 = Indicates that the user needs to update the address in the SSPADD register
 - 0 = Address does not need to be updated
- bit 0 BF: Buffer Full Status bit

In Transmit mode:

- 1 = SSPBUF is full
- 0 = SSPBUF is empty

In Receive mode:

- 1 = SSPBUF is full (does not include the \overline{ACK} and Stop bits)
- 0 = SSPBUF is empty (does not include the \overline{ACK} and Stop bits)

Legend:

W = Writable bit U = Unimplemented bit, read as '0' R = Readable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 171

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C™ MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| hit 7 | | | | | | | hit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

- bit 5 SSPEN: Master Synchronous Serial Port Enable bit
 - 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as inputs.

bit 4 CKP: SCK Release Control bit

In Slave mode:

- 1 = Release clock
- 0 = Holds clock low (clock stretch), used to ensure data setup time

In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits

- $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- 1011 = I²C Firmware Controlled Master mode (slave Idle)
- $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPADD + 1))
- $0111 = I^2C$ Slave mode. 10-bit address
- $0110 = I^2C$ Slave mode, 7-bit address

Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C™ MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT						
		ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	

bit 7 bit 0

- bit 7 GCEN: General Call Enable bit (Slave mode only)
 - 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR
 - 0 = General call address disabled
- bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only)
 - 1 = Acknowledge was not received from slave
 - 0 = Acknowledge was received from slave
- bit 5 ACKDT/ADMSK5: Acknowledge Data bit

In Master Receive mode:

- 1 = Not Acknowledge
- 0 = Acknowledge

Note: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

In Slave mode:

- 1 = Address masking of ADD5 enabled
- 0 = Address masking of ADD5 disabled
- bit 4 ACKEN/ADMSK4: Acknowledge Sequence Enable bit

In Master Receive mode: (1)

- 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically cleared by hardware.
- 0 = Acknowledge sequence Idle

In Slave mode:

- 1 = Address masking of ADD4 enabled
- 0 = Address masking of ADD4 disabled
- bit 3 RCEN/ADMSK3: Receive Enable bit

In Master Receive mode:(1)

- 1 = Enables Receive mode for I^2C
- 0 = Receive Idle

In Slave mode:

- 1 = Address masking of ADD3 enabled
- 0 = Address masking of ADD3 disabled
- bit 2 PEN/ADMSK2: Stop Condition Enable bit

In Master mode:(1)

- 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Stop condition Idle

In Slave mode:

- 1 = Address masking of ADD2 enabled
- 0 = Address masking of ADD2 disabled
- bit 1 RSEN/ADMSK1: Repeated Start Condition Enable bit

In Master mode:(1)

- 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Repeated Start condition Idle

In Slave mode (7-bit Address mode):

- 1 = Address masking of ADD1 enabled
- 0 = Address masking of ADD1 disabled

In Slave mode (10-bit Address mode):

- 1 = Address masking of ADD1 and ADD0 enabled
- 0 = Address masking of ADD1 and ADD0 disabled

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C™ MODE) – CONTINUED

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT/	ACKEN ⁽¹⁾ /	RCEN ⁽¹⁾ /	PEN ⁽¹⁾ /	RSEN ⁽¹⁾ /	SEN ⁽¹⁾
		ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	

bit 7 bit 0

bit 0 SEN: Start Condition Enable/Stretch Enable bit(1)

In Master mode:

- 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Start condition Idle

In Slave mode:

- 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
- 0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-6: SSPADD: MSSP ADDRESS REGISTER⁽¹⁾

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| bit 7 | ADDO | ADDS | ADD4 | ADDS | ADDZ | ADDT | bit 0 |

bit 7-0 ADD<7:0>: MSSP Address bits

Note 1: MSSP Address register in 1²C Slave mode. MSSP Baud Rate register in I²C Master mode.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit Addressing mode and up to 63 in 10-bit Addressing mode). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

17.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit Addressing mode and up to 63 addresses in 10-bit Addressing mode (see Example 17-2).

The I²C slave behaves the same way whether address masking is used or not. However, when address masking is used, the I²C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPBUF register.

• 7-bit Address mode

Address mask bits, ADMSK<5:1>, mask the corresponding address bits in the SSPADD register. For any ADMSK bits that are active (ADMSK<n> = 1), thecorresponding address bit is ignored (ADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

• 10-bit Address mode

Address mask bits, ADMSK<5:2>, mask the corresponding address bits in the SSPADD register. In addition, ADMSK<1> simultaneously masks the two LSBs of the address, ADD<1:0>. For any ADMSK bits that are active (ADMSK<n> = 1), the correspondingaddress bit is ignored (ADD<n> = x). Also note that although in 10-bit Addressing mode, the upper address bits reuse part of the SSPADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

- Note 1: ADMSK<1> masks the two Significant bits of the address.
 - 2: The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 17-2: ADDRESS MASKING

7-bit Addressing mode:

SSPADD < 7:1 > = 1010 0000

ADMSK<5:1> = 00 111

Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6, 0xA8, 0xAA, 0xAC, 0xAE

10-bit Addressing mode:

SSPADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected)

ADMSK<5:1> = 00 111

Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xA8, 0xA9, 0xAA, 0xAB, 0xAC, 0xAD, 0xAE, 0xAF

The upper two bits are not affected by the address masking.

DS39689E-page 176

17.4.3.3 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (\overline{ACK}) .

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 17.4.4** "Clock **Stretching**" for more detail.

17.4.3.4 Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit. CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-10).

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.





FIGURE 17-9: I^2C^{TM} SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)









FIGURE 17-11: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK = 01001 (RECEPTION, 10-BIT ADDRESS)







17.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the \overline{ACK} sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-10).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-13).


17.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I²C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-14).









17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with $R/\overline{W} = 0$.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit (SSPSTAT<1>) is set. If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-17).

FIGURE 17-17: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS MODE)



17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.


The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (MSSP interrupt, if enabled):

Start condition

Note:

- Stop condition
- Data transfer byte transmitted/received
- · Acknowledge transmit
- Repeated Start

FIGURE 17-18: MSSP BLOCK DIAGRAM (I²C™ MASTER MODE)



17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave <u>address of</u> the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- The user loads the SSPBUF with the slave address to transmit.
- Address is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- The user loads the SSPBUF with eight bits of data.
- Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

17.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-19: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 17-3: I²C™ CLOCK RATE W/BRG

Fosc	FcY	Fcy * 2	BRG Value	FSCL (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	8 MHz	0Ch	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
4 MHz	1 MHz	2 MHz	09h	100 kHz
4 MHz	1 MHz	2 MHz	00h	1 MHz ⁽¹⁾


Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-20).

FIGURE 17-20: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware: the Baud Rate Generator is suspended. leaving the SDA line held low and the Start condition is complete.

If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.


17.4.8.1 WCOL Status Flag

Note:

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

bte: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.





17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.





17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set, After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL flag is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPBUF write. If SSPBUF is rewritten within 2 TcY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL flag is clear after each write to SSPBUF to ensure the transfer is correct.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK}=0)$ and is set when the slave does not Acknowledge $(\overline{ACK}=1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, (SSPCON2<4>).

17.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, **ACKEN** (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-25).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-26).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-25: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



17.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 17-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the $\rm I^2C$ bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.





17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-28).
- SCL is sampled low before SDA is asserted low (Figure 17-29).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 17-28).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note:

The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 17-29: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 17-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 17-32.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 17-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 17-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-34).

FIGURE 17-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)




FIGURE 17-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)




TABLE 17-4: REGISTERS ASSOCIATED WITH I²C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	52
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	52
SSPBUF	MSSP Rec	eive Buffer/	Γransmit Re	gister			50		
SSPADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	50
TMR2	Timer2 Req	gister							50
PR2	Timer2 Per	iod Register							50
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	50
SSPCON2	GCEN	ACKSTAT	ACKDT/ ADMSK5	ACKEN/ ADMSK5	RCEN/ ADMSK5	PEN/ ADMSK5	RSEN/ ADMSK5	SEN	50
SSPSTAT	SMP	CKE	D/\overline{A}	Р	S	R/W	UA	BF	50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I²C mode.

18.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on Break signal
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of the Enhanced USART module is controlled through three registers:

- · Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively.

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

Note: SREN/CREN overrides TXEN in Sync mode.

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

SENDB: Send Break Character bit bit 3

Asynchronous mode:

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don't care.

bit 2 **BRGH:** High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 TX9D: 9th bit of Transmit Data

Can be address/data bit or a parity bit.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

bit 7							bit 0
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x

····

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care.

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set

 $_{
m 0}$ = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 9-bit (RX9 = 0): Don't care.

bit 2 **FERR:** Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 18-3: **BAUDCON: BAUD RATE CONTROL REGISTER**

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

bit 0

bit 7 ABDOVF: Auto-Baud Acquisition Rollover Status bit

> 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)

0 = No BRG rollover has occurred

bit 6 RCIDL: Receive Operation Idle Status bit

> 1 = Receive operation is Idle 0 = Receive operation is active

bit 5 **RXDTP**: Received Data Polarity Select bit

Asynchronous mode:

1 = RX data is inverted

0 = RX data received is not inverted

Synchronous modes:

1 = CK clocks are inverted

0 = CK clocks are not inverted

bit 4 **TXCKP**: Clock and Data Polarity Select bit

Asynchronous mode:

1 = TX data is inverted

0 = TX data is not inverted

Synchronous modes:

1 = CK clocks are inverted

0 = CK clocks are not inverted

bit 3 BRG16: 16-bit Baud Rate Register Enable bit

1 = 16-bit Baud Rate Generator - SPBRGH and SPBRG

0 = 8-bit Baud Rate Generator - SPBRG only (Compatible mode), SPBRGH value ignored

bit 2 Unimplemented: Read as '0'

bit 1 WUE: Wake-up Enable bit

Asynchronous mode:

1 = EUSART will continue to sample the RX pin - interrupt generated on falling edge; bit cleared in hardware on following rising edge

0 = RX pin not monitored or rising edge detected

Synchronous mode:

Unused in this mode.

bit 0 **ABDEN:** Auto-Baud Detect Enable bit

Asynchronous mode:

1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion

0 = Baud rate measurement disabled or completed

Synchronous mode:

Unused in this mode.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous

to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 18-1: BAUD RATE FORMULAS

C	onfiguration B	its	BRG/EUSART Mode	Bould Boto Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-bit/Asynchronous	F000/[16 (n + 1)]		
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n + 1)]		
1	1 1 x		16-bit/Synchronous			

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = Fosc/(64 ([SPBRGH:SPBRG] + 1))

Solving for SPBRGH:SPBRG:

X = ((Fosc/Desired Baud Rate)/64) - 1

= ((16000000/9600)/64) - 1

= [25.042] = 25

Calculated Baud Rate = 16000000/(64(25+1))

= 9615

Error = (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate

= (9615 - 9600)/9600 = 0.16%

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51			
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51			
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	51			
SPBRGH	EUSART B	EUSART Baud Rate Generator Register High Byte										
SPBRG	EUSART B	EUSART Baud Rate Generator Register Low Byte										

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	= 0, BRGH	l = 0, BRC	316 = 0				
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc	= 10.000	MHz	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_		_	_		_	_	_	_	_	_	_
1.2	_		_	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	_	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	_	_

		SYNC = 0, BRGH = 0, BRG16 = 0												
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz							
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)					
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51					
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12					
2.4	2.404	0.16	25	2.403	-0.16	12	_	_	_					
9.6	8.929	-6.99	6	_	_	_	_	_	_					
19.2	20.833	8.51	2	_	_	_	_	_	_					
57.6	62.500	8.51	0	_	_	_	_	_	_					
115.2	62.500	-45.75	0	_	_	_	_	_	_					

	SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K) 0.3	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_	_	_	_	_	_	_	_	_		_	_	
1.2	_	_	_	_	_	_	_	_	_	_	_	_	
2.4	_	_	_	_	_	_	2.441	1.73	255	2.403	-0.16	207	
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	_	

			S'	YNC = 0, E	BRGH = 1	, BRG16 =	0		
BAUD RATE	Fosc	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_		_	_	0.300	-0.16	207
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_
19.2	19.231	0.16	12	_	_	_	_	_	_
57.6	62.500	8.51	3	_	_	_	_	_	_
115.2	125.000	8.51	1	_	_	_		_	_

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	_	

	SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207		
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51		
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25		
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_		
19.2	19.231	0.16	12	_	_	_	_	_	_		
57.6	62.500	8.51	3	_	_	_	_	_	_		
115.2	125.000	8.51	1	_	_	_	_	_	_		

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD RATE	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832		
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207		
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103		
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25		
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12		
57.6	58.824	2.12	16	55.555	3.55	8	_	_	_		
115.2	111.111	-3.55	8	_		_	_		_		

18.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 18-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 18-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- **Note 1:** If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 18-4: BRG COUNTER CLOCK RATES


BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.


18.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

FIGURE 18-1: AUTOMATIC BAUD RATE CALCULATION







18.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

The TXCKP (BAUDCON<4>) and RXDTP (BAUDCON<5>) bits allow the TX and RX signals to be inverted (polarity reversed). Devices that buffer signals between TTL and RS-232 levels also invert the signal. Setting the TXCKP and RXDTP bits allows for the use of circuits that provide buffering without inverting the signal.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver
- · Auto-Wake-up on Break signal
- · 12-bit Break Character Transmit
- · Auto-Baud Rate Detection
- · Pin State Polarity

18.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

The TXCKP bit (BAUDCON<4>) allows the TX signal to be inverted (polarity reversed). Devices that buffer signals from TTL to RS-232 levels also invert the signal (when TTL = 1, RS-232 = negative). Inverting the polarity of the TX pin data by setting the TXCKP bit allows for use of circuits that provide buffering without inverting the signal.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If the signal from the TX pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 18-4: ASYNCHRONOUS TRANSMISSION, TXCKP = 0 (TX NOT INVERTED)




FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK), TXCKP = 0 (TX NOT INVERTED)




TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Reg	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	BRG EUSART Baud Rate Generator Register Low Byte								51

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

18.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

The RXDTP bit (BAUDCON<5>) allows the RX signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RX pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an Asynchronous Reception:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If the signal at the RX pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Enable the reception by setting bit CREN.
- Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If the signal at the RX pin is to be inverted, set the RXDTP bit. If the signal from the TX pin is to be inverted, set the TXCKP bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 5. Set the RX9 bit to enable 9-bit reception.
- 6. Set the ADDEN bit to enable address detect.
- 7. Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- Read RCREG to determine if the device is being addressed.
- 11. If any error occurred, clear the CREN bit.
- If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 18-6: EUSART RECEIVE BLOCK DIAGRAM




FIGURE 18-7: ASYNCHRONOUS RECEPTION, TXCKP = 0 (TX NOT INVERTED)




TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	Receive Regis	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART Baud Rate Generator Register Low Byte								51

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-

character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



Note 1: If the wake-up event requires long oscillator warm-up time, the auto-clear of the WUE bit can occur before the oscillator is ready. This sequence should not depend on the presence of Q clocks.

2: The EUSART remains in Idle while the WUE bit is set.

18.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- Set the TXEN and SENDB bits to set up the Break character.
- Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4** "**Auto-Wake-up on Sync Break Character**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.





18.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line.

Clock polarity (CK) is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. Data polarity (DT) is selected with the RXDTP bit (BAUDCON<5>). Setting RXDTP sets the Idle state on DT as high, while clearing the bit sets the Idle state as low. DT is sampled when CK returns to its idle state. This option is provided to support Microwire devices with this module.

18.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available).


Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set bit TX9.
- 6. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set

FIGURE 18-11: SYNCHRONOUS TRANSMISSION



bit 0 bit 2 RC7/RX/DT pin bit 7 RC6/TX/CK pin Write to TXREG reg TXIF bit TRMT bit TXEN bit

FIGURE 18-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Reg	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	RG EUSART Baud Rate Generator Register Low Byte								51

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 223

18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.

- If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 5. If interrupts are desired, set enable bit RCIE.
- 6. If 9-bit reception is desired, set bit RX9.
- If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.
- 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)




TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	eceive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART B	USART Baud Rate Generator Register Low Byte							

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any power-managed mode.

18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 5. If 9-bit transmission is desired, set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
TXREG	EUSART T	ransmit Regi	ister						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	SPBRG EUSART Baud Rate Generator Register Low Byte								51

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. To enable reception, set enable bit CREN.
- Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
RCREG	EUSART R	Receive Regi	ster						51
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte								51
SPBRG	EUSART Baud Rate Generator Register Low Byte								51

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
hit 7							hit ∩

bit 7-6 Unimplemented: Read as '0'

bit 5-2 CHS3:CHS0: Analog Channel Select bits

0000 = Channel 0 (AN0)

0001 = Channel 1 (AN1)

0010 = Channel 2 (AN2)

0011 = Channel 3 (AN3)

0100 = Channel 4 (AN4)

0101 = Channel 5 (AN5)(1,2)

0110 = Channel 6 (AN6)(1,2)

0111 = Channel 7 (AN7) $^{(1,2)}$

1000 = Channel 8 (AN8)

1001 = Channel 9 (AN9)

1010 = Channel 10 (AN10)

1011 = Channel 11 (AN11)

1100 = Channel 12 (AN12

1101 = Unimplemented⁽²⁾

1110 = Unimplemented⁽²⁾ 1111 = Unimplemented⁽²⁾

riii = Onimplementea,

Note 1: These channels are not implemented on 28-pin devices.

Performing a conversion on unimplemented channels will return a floating input measurement.

bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2)

0 = Vss

bit 4 **VCFG0:** Voltage Reference Configuration bit (VREF+ source)

1 = VREF + (AN3)

0 = VDD

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO
0000(1)	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111(1)	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG < 3:0 > = 0111.

2: AN5 through AN7 are available only on 40/44-pin devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0

bit 7

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified0 = Left justified

bit 6 Unimplemented: Read as '0'

bit 5-3 ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1)

bit 2-0 ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)⁽¹⁾

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2

Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.


The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete. the result is loaded into ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.

FIGURE 19-1: A/D BLOCK DIAGRAM



The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 19.1** "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)

- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.







FIGURE 19-3: ANALOG INPUT MODEL



19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

 $\begin{array}{lll} \text{CHOLD} & = & 25 \text{ pF} \\ \text{Rs} & = & 2.5 \text{ k}\Omega \\ \text{Conversion Error} & \leq & 1/2 \text{ LSb} \\ \end{array}$

VDD = $5V \rightarrow Rss = 2 \text{ k}\Omega$ Temperature = 85°C (system max.)

EQUATION 19-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

EQUATION 19-2: A/D MINIMUM CHARGING TIME

```
\begin{array}{lll} V_{HOLD} & = & (V_{REF} - (V_{REF}/2048)) \bullet (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))}) \\ \text{or} \\ T_{C} & = & -(C_{HOLD})(R_{IC} + R_{SS} + R_{S}) \ln(1/2048) \end{array}
```

EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
TACO
                    TAMP + TC + TCOFF
TAMP
                    0.2 \,\mu s
TCOFF
                    (Temp - 25^{\circ}C)(0.02 \,\mu s/^{\circ}C)
                    (85^{\circ}C - 25^{\circ}C)(0.02 \,\mu\text{s}/^{\circ}C)
                     1.2 \,\mu s
Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.
TC
                     -(CHOLD)(RIC + RSS + RS) ln(1/2047)
                     -(25 \text{ pF}) (1 \text{ k}\Omega + 2 \text{ k}\Omega + 2.5 \text{ k}\Omega) \ln(0.0004883)
                     1.05 \mu s
TACQ
                    0.2 \mu s + 1 \mu s + 1.2 \mu s
                     2.4 \mu s
```

19.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock So	ource (TAD)	Maximum Device Frequency				
Operation	ADCS2:ADCS0	PIC18F2X21/4X21	PIC18LF2X21/4X21 ⁽⁴⁾			
2 Tosc	000	2.86 MHz	1.43 kHz			
4 Tosc	100	5.71 MHz	2.86 MHz			
8 Tosc	001	11.43 MHz	5.72 MHz			
16 Tosc	101	22.86 MHz	11.43 MHz			
32 Tosc	010	40.0 MHz	22.86 MHz			
64 Tosc	110	40.0 MHz	22.86 MHz			
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾			

- Note 1: The RC source has a typical TAD time of 1.2 μ s.
 - 2: The RC source has a typical TAD time of $2.5 \mu s$.
 - **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
 - 4: Low-power (PIC18LFXXXX) devices only.

19.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - **3:** The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset.

19.6 A/D Conversions

Figure 19-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

19.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



19.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the

desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

TABLE 19-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
ADRESH	H A/D Result Register High Byte								51
ADRESL	A/D Result Register Low Byte							51	
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	51
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	51
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	51
PORTA	RA7 ⁽²⁾	RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	52
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽²⁾	PORTA Da	ta Direction (Control Reg	ister			52
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	52
TRISB	PORTB Data Direction Control Register								52
LATB	PORTB Data Latch Register (Read and Write to Data Latch)							52	
PORTE	_	_	_	_	RE3 ⁽³⁾	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	52
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	52
LATE ⁽¹⁾	_	_	_	_	_	PORTE Da	ata Latch Re	gister	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are unimplemented on 28-pin devices and are read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

^{2:} PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

20.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see **Section 21.0** "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0

bit 7 C2OUT: Comparator 2 Output bit

When C2INV = 0:

1 = C2 VIN+ > C2 VIN-

0 = C2 VIN+ < C2 VIN-

When C2INV = 1:

1 = C2 VIN+ < C2 VIN-

0 = C2 VIN+ > C2 VIN-

bit 6 C10UT: Comparator 1 Output bit

When C1INV = 0:

1 = C1 VIN+ > C1 VIN-

0 = C1 VIN+ < C1 VIN-

When C1INV = 1:

1 = C1 VIN+ < C1 VIN-

0 = C1 VIN+ > C1 VIN-

bit 5 C2INV: Comparator 2 Output Inversion bit

1 = C2 output inverted

0 = C2 output not inverted

bit 4 C1INV: Comparator 1 Output Inversion bit

1 = C1 output inverted

0 = C1 output not inverted

bit 3 CIS: Comparator Input Switch bit

When CM2:CM0 = 110:

1 = C1 VIN- connects to RA3/AN3/VREF+

C2 VIN- connects to RA2/AN2/VREF-/CVREF

0 = C1 VIN- connects to RA0/AN0

C2 VIN- connects to RA1/AN1

bit 2-0 **CM2:CM0**: Comparator Mode bits

Figure 20-1 shows the Comparator modes and the CM2:CM0 bit settings.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown	


20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is

changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 26.0** "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.

FIGURE 20-1: COMPARATOR I/O OPERATING MODES




20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).

FIGURE 20-2: SINGLE COMPARATOR



20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see **Section 26.0** "Electrical Characteristics").

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.




FIGURE 20-3: COMPARATOR OUTPUT BLOCK DIAGRAM

20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR2 register) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 $k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL




TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	52
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	-	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP	-	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	52
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	PORTA Data Latch Register (Read and Write to Data Latch)						52
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Data Direction Control Register						52

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PORTA<7:6> and their direction and latch bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

Preliminary

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

21.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

```
If CVRR = 1:
```

CVREF = ((CVR3:CVR0)/24) x CVRSRC

If CVRR = 0:

CVREF = (CVRSRC x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and Vss, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 26-3 in Section 26.0 "Electrical Characteristics").

REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

bit 7 CVREN: Comparator Voltage Reference Enable bit

1 = CVREF circuit powered on

0 = CVREF circuit powered down

bit 6 **CVROE**: Comparator VREF Output Enable bit⁽¹⁾

1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin

0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin

Note 1: CVROE overrides the TRISA<2> bit setting.

bit 5 CVRR: Comparator VREF Range Selection bit

1 = 0.000 CVRSRC to 0.625 CVRSRC, with CVRSRC/24 step size (low range)

0 = 0.250 CVRSRC to 0.719 CVRSRC, with CVRSRC/32 step size (high range)

bit 4 CVRSS: Comparator VREF Source Selection bit

1 = Comparator reference source, CVRSRC = (VREF+) - (VREF-)

0 = Comparator reference source, CVRSRC = VDD - VSS

bit 3-0 **CVR3:CVR0:** Comparator VREF Value Selection bits $(0 \le (CVR3:CVR0) \le 15)$

When CVRR = 1:

 $CVREF = ((CVR3:CVR0)/24) \bullet (CVRSRC)$

When CVRR = 0:

CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) • (CVRSRC)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown




FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 26.0** "Electrical Characteristics".

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Data Direction Control Register						52

Legend: Shaded cells are not used with the comparator voltage reference.

Note 1: PORTA pins are enabled based on oscillator configuration.

NOTES:

22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F4321 family devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The High/Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 22-1.

REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0
bit 7							bit 0

- bit 7 VDIRMAG: Voltage Direction Magnitude Select bit
 - 1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)
 - 0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)
- bit 6 Unimplemented: Read as '0'
- bit 5 IRVST: Internal Reference Voltage Stable Flag bit
 - 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range
 - 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled
- bit 4 **HLVDEN:** High/Low-Voltage Detect Power Enable bit
 - 1 = HLVD enabled
 - 0 = HLVD disabled
- bit 3-0 HLVDL3:HLVDL0: Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the HLVDIN pin)
 - 1110 = Maximum setting

•

•

0000 = Minimum setting

Note: See Table 26-4 in **Section 26.0 "Electrical Characteristics"** for the specifications.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.


22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.

FIGURE 22-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT)



22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- Enable the HLVD module by setting the HLVDEN bit.
- Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

22.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B.


Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

22.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.

FIGURE 22-2: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0)







FIGURE 22-3: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1)

22.5 **Applications**

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect a Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "housekeeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.

FIGURE 22-4: TYPICAL LOW-VOLTAGE **DETECT APPLICATION**



22.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	50
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	-	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
IPR2	OSCFIP	CMIP		EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

Preliminary

23.0 SPECIAL FEATURES OF THE CPU

PIC18F4321 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- · Two-Speed Start-up
- · Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0** "Oscillator Configurations".

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F4321 family devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN		-	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	-	-	-	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H				WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	1		1	I	LPT10SC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	BBSIZ1	BBSIZ0	ICPORT	LVP	1	STVREN	1000 -1-1
300008h	CONFIG5L	_	_	_	_	_	_	CP1	CP0	11
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_	11
30000Ah	CONFIG6L				-	ı	_	WRT1	WRT0	11
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	1	I		I	1	111
30000Ch	CONFIG7L	_	_	_	_	_	_	EBTR1	EBTR0	11
30000Dh	CONFIG7H	_	EBTRB	_	_		_		_	-1
3FFFEh	DEVID1 ⁽¹⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(2)
3FFFFFh	DEVID2 ⁽¹⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

Legend: x = unknown, u = unchanged, - = unimplemented, <math>q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F2221/4221 devices; maintain these bits set.

2: See Register 23-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1
IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0
bit 7							bit 0

bit 0

bit 7 IESO: Internal/External Oscillator Switchover bit

1 = Oscillator Switchover mode enabled

0 = Oscillator Switchover mode disabled

bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor enabled

0 = Fail-Safe Clock Monitor disabled

Unimplemented: Read as '0' bit 5-4

FOSC3:FOSC0: Oscillator Selection bits bit 3-0

11xx = External RC oscillator, CLKO function on RA6

101x = External RC oscillator, CLKO function on RA6

1001 = Internal oscillator block, CLKO function on RA6, port function on RA7

1000 = Internal oscillator block, port function on RA6 and RA7

0111 = External RC oscillator, port function on RA6

0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)

0101 = EC oscillator, port function on RA6

0100 = EC oscillator, CLKO function on RA6

0011 = External RC oscillator, CLKO function on RA6

0010 = HS oscillator

0001 = XT oscillator

0000 = LP oscillator

Legend:

U = Unimplemented bit, read as '0' R = Readable bit P = Programmable bit -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	_	_	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-3 BORV1:BORV0: Brown-out Reset Voltage bits⁽¹⁾

11 = Minimum setting

•

00 = Maximum setting

bit 2-1 BOREN1:BOREN0: Brown-out Reset Enable bits⁽²⁾

11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)

10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)

01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)

00 = Brown-out Reset disabled in hardware and software

bit 0 **PWRTEN**: Power-up Timer Enable bit⁽²⁾

1 = PWRT disabled

0 = PWRT enabled

Note 1: See Section 26.1 "DC Characteristics" for the specifications.

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read as '0'$ $-n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
hit 7							hit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111 = 1:32,7681110 = 1:16,384 1101 = 1:8,1921100 = 1:4,0961011 = 1:2,0481010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:1280110 = 1:640101 = 1:320100 = 1:16 0011 = 1:80010 = 1:40001 = 1:20000 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read as '0'$ $-n = Value \ when \ device is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

REGISTER 23-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1
MCLRE	_	_	_	_	LPT1OSC	PBADEN	CCP2MX

bit 7 bit 0

bit 7 MCLRE: MCLR Pin Enable bit

 $1 = \overline{MCLR}$ pin enabled; RE3 input pin disabled

0 = RE3 input pin enabled; \overline{MCLR} disabled

bit 6-3 Unimplemented: Read as '0'

bit 2 LPT10SC: Low-Power Timer1 Oscillator Enable bit

1 = Timer1 configured for low-power operation

0 = Timer1 configured for higher power operation

bit 1 PBADEN: PORTB A/D Enable bit

(Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.)

1 = PORTB<4:0> pins are configured as analog input channels on Reset

0 = PORTB<4:0> pins are configured as digital I/O on Reset

bit 0 CCP2MX: CCP2 Mux bit

1 = CCP2 input/output is multiplexed with RC1

0 = CCP2 input/output is multiplexed with RB3

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7

REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

_	R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
	DEBUG	XINST	BBSIZ1	BBSIZ0	ICPORT ⁽¹⁾	LVP	_	STVREN
	bit 7							bit 0

1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins

0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug

bit 6 XINST: Extended Instruction Set Enable bit

DEBUG: Background Debugger Enable bit

1 = Instruction set extension and Indexed Addressing mode enabled

0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)

bit 5-4 BBSIZ1:BBSIZ0: Boot Block Size Select bits

PIC18F4221/4321 Devices:

1x = 1024 Words

01 = 512 Words

00 = 256 Words

PIC18F2221/2321 Devices:

1x = 512 Words

x1 = 512 Words

00 = 256 Words

bit 3 ICPORT: Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (1)

1 = ICPORT enabled

0 = ICPORT disabled

bit 2 LVP: Single-Supply ICSP™ Enable bit

1 = Single-Supply ICSP enabled

0 = Single-Supply ICSP disabled

bit 1 Unimplemented: Read as '0'

bit 0 STVREN: Stack Full/Underflow Reset Enable bit

1 = Stack full/underflow will cause Reset

0 = Stack full/underflow will not cause Reset

Note 1: Available only on PIC18F4221/4321 devices in 44-pin TQFP packages. Always leave this bit clear in all other devices.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1	
_	_	_	_	_	-	CP1	CP0	

bit 7

bit 7-2 Unimplemented: Read as '0'

bit 1 CP1: Code Protection bit

1 = Block 1 not code-protected⁽¹⁾ 0 = Block 1 code-protected⁽¹⁾

bit 0 **CP0:** Code Protection bit

1 = Block 0 not code-protected⁽¹⁾ 0 = Block 0 code-protected⁽¹⁾

Note 1: See Figure 23-5 for variable block boundaries.

Legend:

 $R = Readable \ bit$ $C = Clearable \ bit$ $U = Unimplemented \ bit, read as '0'$ $u = Unchanged \ from \ programmed \ state$

REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	CPB	_	_	_	_	_	_
bit 7							bit 0

bit 7 CPD: Data EEPROM Code Protection bit

1 = Data EEPROM not code-protected

0 = Data EEPROM code-protected

bit 6 CPB: Boot Block Code Protection bit

1 = Boot block not code-protected(1)

0 = Boot block code-protected(1)

bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 23-5 for variable block boundaries.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
_	_	_	_	_	_	WRT1	WRT0
bit 7							bit 0

bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 WRT1: Write Protection bit

1 = Block 1 not write-protected(1)

0 = Block 1 write-protected⁽¹⁾

WRT0: Write Protection bit bit 0

1 = Block 0 not write-protected(1)

0 = Block 0 write-protected⁽¹⁾

Note 1: See Figure 23-5 for variable block boundaries.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	_	_	_	_	_
bit 7							bit 0

- bit 7 WRTD: Data EEPROM Write Protection bit
 - 1 = Data EEPROM not write-protected
 - 0 = Data EEPROM write-protected
- bit 6 WRTB: Boot Block Write Protection bit
 - 1 = Boot block not write-protected⁽²⁾
 - 0 = Boot block write-protected⁽²⁾
- WRTC: Configuration Register Write Protection bit⁽¹⁾ bit 5
 - 1 = Configuration registers (300000-3000FFh) not write-protected
 - 0 = Configuration registers (300000-3000FFh) write-protected
- bit 4-0 Unimplemented: Read as '0'
 - Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.
 - 2: See Figure 23-5 for block boundaries.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1	R/C-1
_	_	_	_	_	_	EBTR1	EBTR0
b:4 7							L:4 O

bit 7 bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 EBTR1: Table Read Protection bit

1 = Block 1 not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 1 protected from table reads executed in other blocks⁽¹⁾

bit 0 **EBTR0**: Table Read Protection bit

1 = Block 0 not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 0 protected from table reads executed in other blocks⁽¹⁾

Note 1: See Figure 23-5 for variable block boundaries.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
_	EBTRB	_	_	_	_	_	_
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6 EBTRB: Boot Block Table Read Protection bit

1 = Boot block not protected from table reads executed in other blocks (1)

0 = Boot block protected from table reads executed in other blocks⁽¹⁾

bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 23-5 for variable block boundaries.

Legend:

 $R = Readable \ bit$ $C = Clearable \ bit$ $U = Unimplemented \ bit, read as '0'$ $-n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

REGISTER 23-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2221/2321/4221/4321 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 0

bit 7-5 **DEV2:DEV0:** Device ID bits

000 = PIC18F4321

010 = PIC18F4221

001 = PIC18F2321

011 = PIC18F2221

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 23-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2221/2321/4221/4321 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 **DEV10:DEV3:** Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0010 0001 = PIC18F2221/2321/4221/4321 devices

These values for DEV10:DEV3 may be shared with other devices. The specific

device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

23.2 Watchdog Timer (WDT)

For PIC18F4321 family devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.


The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- **Note 1:** The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - When a CLRWDT instruction is executed, the postscaler count will be cleared.

23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

FIGURE 23-1: WDT BLOCK DIAGRAM



REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	SWDTEN ⁽¹⁾
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

Legend:

R = Readable bit W = Writable bit
U = Unimplemented bit, read as '0' -n = Value at POR

TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR	BOR	50
WDTCON	_	_		-	_	_	_	SWDTEN	50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

23.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to Section 3.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS1:SCSO bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




23.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.

FIGURE 23-3: FSCM BLOCK DIAGRAM



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 23-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 23.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

23.4.1 FSCM AND THE WATCHDOG TIMER


Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

23.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.



23.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 23.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

23.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC^{\otimes} devices.

The user program memory is divided into three blocks. One of these is a boot block of variable size. The remainder of the memory is divided into two blocks on binary boundaries.

Each of the three blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-5 shows the program memory organization for 4 and 8-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 23-3.

FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F4321 FAMILY DEVICES

	ME	Address Range	Block Code Protection Controlled By:								
	8 Kbytes (PIC18FX321)			oytes FX221)							
		BBSIZ<1:0>									
11/10	01	00	11/10/01	00							
	Boot Block	Boot Block 256 words	Boot Block	Boot Block 256 words	000000h 0001FFh	0001FFh	0001FFh	0001FFh	0001FFh	0001FFh	CPB, WRTB, EBTRB
Boot Block 1K word	512 words	+	512 words	Dlask 0	000200h 0003FFh						
TIC WOIG			Block 0 0.5K words	Block 0 0.75K words	000400h	CP0, WRT0, EBTR0					
Block 0 1K word	Block 0 1.5K words	Block 0 1.75K words	Block 1 1K word	Block 1 1K word	0007Fh 000800h						
Block 1 2K words	Block 1 2K words	Block 1 2K words	Unimplemented Reads all 'o's		000FFh 001000h	CP1, WRT1, EBTR1					
	Unimplemented Reads all '0's				001FFFh 002000h 1FFFFFh	(Unimplemented Memor Space)					

TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_	_	_	_	_	CP1	CP0
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_
30000Ah	CONFIG6L	_	_	_	_	_	_	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_
30000Ch	CONFIG7L	_	_	_	_	_	_	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_				

Legend: Shaded cells are unimplemented.

23.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read.

A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 23-6 through 23-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP operation or an external programmer.

FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED




FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED





FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



23.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

23.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP operation or an external programmer.

23.6 ID Locations

Eight memory locations (200000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

23.7 In-Circuit Serial Programming

PIC18F4321 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

23.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger.

TABLE 23-4: DEBUGGER RESOURCES

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RE3, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

23.9 Special ICPORT Features (44-Pin TQFP Packages Only)

Under specific circumstances, the No Connect (NC) pins of PIC18F4221/4321 devices in 44-pin TQFP packages can provide additional functionality. These features are controlled by device Configuration bits and are available only in this package type and pin count.

23.9.1 DEDICATED ICD/ICSP PORT

The 44-pin TQFP devices can use NC pins to provide an alternate port for In-Circuit Debugging (ICD) and In-Circuit Serial Programming (ICSP). These pins are collectively known as the dedicated ICSP/ICD port, since they are not shared with any other function of the device.

When implemented, the dedicated port activates three NC pins to provide an alternate device Reset, data and clock ports. None of these ports overlap with standard I/O pins, making the I/O pins available to the user's application.

The dedicated ICSP/ICD port is enabled by setting the ICPRT Configuration bit. The port functions the same way as the legacy ICSP/ICD port on RB6/RB7. Table 23-5 identifies the functionally equivalent pins for ICSP and ICD purposes.

TABLE 23-5: EQUIVALENT PINS FOR LEGACY AND DEDICATED ICD/ICSP™ PORTS

Pin I	Name	Pin			
Legacy Port	Dedicated Port	Туре	Pin Function		
MCLR/VPP/ RE3	NC/ICRST/ ICVPP	Р	Device Reset and Programming Enable		
RB6/KBI2/ PGC	NC/ICCK/ ICPGC	I	Serial Clock		
RB7/KBI3/ PGD	NC/ICDT/ ICPGD	I/O	Serial Data		

Legend: I = Input, O = Output, P = Power

Even when the dedicated port is enabled, the ICSP and ICD functions remain available through the legacy port. When $\underline{\text{VIH}}$ is seen on the $\underline{\text{MCLR}}/\text{VPP/RE3}$ pin, the state of the $\underline{\text{ICRST}}/\text{ICVPP}$ pin is ignored.

- **Note 1:** The ICPORT Configuration bit can only be programmed through the default ICSP port.
 - 2: The ICPORT Configuration bit must be maintained clear for all 28-pin and 40-pin devices; otherwise, unexpected operation may occur.

23.9.2 28-PIN EMULATION

PIC18F4221/4321 devices in 44-pin TQFP packages also have the ability to change their configuration under external control for debugging purposes. This allows the device to behave as if it were a PIC18F2221/2321 28-pin device.

This 28-pin Configuration mode is controlled through a single pin, NC/ICPORTS. Connecting this pin to Vss forces the device to function as a 28-pin device; features normally associated with the 40/44-pin devices are disabled, along with their corresponding control registers and bits. This includes PORTD and PORTE, the SPP and the Enhanced PWM functionality of CCP1. On the other hand, connecting the pin to VDD forces the device to function in its default configuration.

The configuration option is only available when background debugging and the dedicated ICD/ICSP port are both enabled (DEBUG Configuration bit is clear and ICPRT Configuration bit is set). When disabled, NC/ICPORTS is a No Connect pin.

23.10 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as *Low-Voltage ICSP Programming* or *LVP*). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using <u>Single-Supply Programming</u>, VDD is applied to the <u>MCLR/VPP/RE3</u> pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
 - 2: By default, Single-Supply ICSP Programming is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
 - **3:** When Single-Supply ICSP Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - **4:** When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Single-Supply ICSP Programming, the device must be supplied with VDD of 4.5V to 5.5V.

24.0 INSTRUCTION SET SUMMARY

PIC18F4321 family devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

24.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC® instruction sets, while maintaining an easy migration from these PIC instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 24-2 lists byte-oriented, bit-oriented, literal and control operations. Table 24-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip MPASM $^{\text{TM}}$ Assembler.

Section 24.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
_	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
f _s	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*-	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
Z _S	7-bit offset value for indirect addressing of register files (source).
z _d	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
€	In the set of.

FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

FIGURE 24-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15 10 9 8 7 0 OPCODE d a f (FILE #)	ADDWF MYREG, W, B
	d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
	Byte to Byte move operations (2-word)	
	15 12 11 0	
	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
	15 12 11 0 1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Bit-oriented file register operations	
	15 12 11 9 8 7 0	
	OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
	 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
	Literal operations	
	15 8 7 0	
	OPCODE k (literal)	MOVLW 7Fh
	k = 8-bit immediate value	
	Control enerations	
	Control operations CALL, GOTO and Branch operations	
	15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	15 8 7 0	
	OPCODE S n<7:0> (literal)	CALL MYFUNC
	15 12 11 0	
	1111 n<19:8> (literal)	
	S = Fast bit	
	15 11 10 0	
	OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal)	BC MYFUNC
	o. soci	

TABLE 24-2: PIC18FXXXX INSTRUCTION SET

IADLL 2-		TIGIGI XXXX INGTROCTION GET							
Mnemo	nic,	Decemention	Cycles	16-Bit Instruction Word				Status	Notes
Operai	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	ENTED (PERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f_s, f_d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	3. u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	,
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	,
	, -,	borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	·
	, -, -	borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	·

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Status	Notes	
		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS	1					-	
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	XXXX	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None_	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic,		Description	Cycles	16-Bit Instruction Word			Status	Neter	
Opera	ınds	Description Cycles		MSb			LSb	Affected	Notes
LITERAL (OPERAT	ions							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	MORY ↔	PROGRAM MEMORY OPERATION	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

24.1.1 STANDARD INSTRUCTION SET

ADD	LW	ADD Lite	ral to W	1			
Synta	yntax: ADDLW k						
Oper	ands:	$0 \le k \le 255$;				
Oper	ation:	(W) + $k \rightarrow$	W				
Statu	s Affected:	N, OV, C, [OC, Z				
Enco	ding:	0000	1111	kkkl	k kkkk		
Description:			The contents of W are added to the 8-bit literal 'k' and the result is placed in W.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Data		Write to W		

Example: ADDLW 15h

Before Instruction W = 10hAfter Instruction W = 25h

ADDWF	ADD W to f				
Syntax:	ADDWF f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(W) + (f) \rightarrow dest				
Status Affected:	N, OV, C, DC, Z				
Encoding:	0010 01da ffff ffff				
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: ADDWF REG, 0, 0

Before Instruction

W = 17h REG = 0C2h

After Instruction

W = 0D9hREG = 0C2h

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W a	nd CARRY	oit to f	
Syntax:	ADDWFC	f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) + (f) +	$(C) \rightarrow dest$		
Status Affected:	N,OV, C, D	C, Z		
Encoding:	0010	00da ff	ff ffff	
Description:	1111 1111 1111			
Words:	1			
Cycles:	1			
Q Cycle Activity	:			
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write to destination	

ANDLW		AND Lite	AND Literal with W					
Synta	ax:	ANDLW	k					
Oper	ands:	$0 \le k \le 255$	5					
Oper	ation:	(W) .AND.	$k\toW$					
Statu	s Affected:	N, Z						
Encoding:		0000	1011	1011 kkkk				
Desc	ription:		The contents of W are ANDed with the 8-bit literal 'k'. The result is placed in W.					
Word	ls:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read literal 'k'	Proce Dat		rite to W			
		•	•					

Example: ANDLW 05Fh

Before Instruction

W = A3h

After Instruction

W = 03h

ANDWF AND W with f Syntax: ANDWF f {,d {,a}} Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation: (W) .AND. (f) \rightarrow dest Status Affected: N, Z Encoding: 0001 01da ffff ffff Description: The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: Cycles: 1 Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination
L		rogiotor i	Data	document

Example: ANDWF REG, 0, 0

Before Instruction

W 17h REG C2h

After Instruction

W 02h REG C2h BC **Branch if Carry**

Operands: $-128 \le n \le 127$

Operation: if Carry bit is '1' $(PC) + 2 + 2n \rightarrow PC$

BC n

Status Affected: None

Encoding: 1110 0010 nnnn nnnn Description: If the Carry bit is '1', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next

instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Syntax:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE ВC

Before Instruction

PC address (HERE)

After Instruction

If Carry PC

address (HERE + 12)

If Carry

address (HERE + 2)

BCF	Bit Clear f			
Syntax:	BCF f, b {,a}			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001 bbba ffff ffff			
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected.			

If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles:

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write
		register 'f'	Data	register 'f'

Example: BCF FLAG_REG, 7, 0

Before Instruction

FLAG_REG = C7h

After Instruction

FLAG_REG = 47h BN **Branch if Negative**

Syntax: BN n

Operands: $-128 \le n \le 127$

Operation: if Negative bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0110 nnnn nnnn Description: If the Negative bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next

instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNJump

Before Instruction

PC address (HERE)

After Instruction

If Negative PC

address (Jump)

If Negative PC

address (HERE + 2)

DS39689E-page 282

BNC	Branch if Not Carry			
Syntax:	BNC n			
Operands:	-128 ≤ n ≤	127		
Operation:	if Carry bit is '0' $(PC) + 2 + 2n \rightarrow PC$			
Status Affected:	None			
Encoding:	1110	0011	nnnn	nnnn
Description:	If the Carry bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.			
Words:	1			
Cycles:	1(2)			
Q Cycle Activity: If Jump:				
Ο1	02	03)	\cap 4

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example:	HERE	BNC	Jump	
Before Instruction	on			
PC	=	address	(HERE)	
After Instruction				
If Carry	=	0;		
PC	=	address	(Jump)	
If Carry	=	1;		
PC	=	address	(HERE +	2)

BNN	I	Branch if Not Negative					
Synta	ax:	BNN n					
Oper	ands:	-128 ≤ n ≤ 1	127				
Oper	ation:	if Negative bit is '0' $(PC) + 2 + 2n \rightarrow PC$					
Statu	s Affected:	None					
Enco	ding:	1110	0111	nnnr	n nnnn		
Desc	ription:	If the Negative bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
		1					
Cycle	es:	1(2)	1(2)				
Q C	ycle Activity: mp:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Dat		Write to PC		
	No	No	No		No		
	operation	operation	opera	tion	operation		
If No	Jump:						
	Q1	Q2	Q3		Q4		

	Decode	Read literal 'n'		cess ata	No operation
<u>Exan</u>	nple:	HERE	BNN	Jump	
	Before Instruc				

BNOV	Branch if Not Overflow		
Syntax:	BNOV n		
Operands:	-128 ≤ n ≤ 127		
Operation:	if Overflow bit is '0' $(PC) + 2 + 2n \rightarrow PC$		
Status Affected:	None		
Encoding:	1110 0101 nnnn nnnn		
Description:	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have		

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNOV Jump

Before Instruction

PC address (HERE)

After Instruction

If Overflow

address (Jump)

If Overflow PC address (HERE + 2) **BNZ Branch if Not Zero**

BNZ n

Syntax: $\text{-}128 \leq n \leq 127$ Operands: Operation: if Zero bit is '0' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0001 nnnn nnnn

If the Zero bit is '0', then the program Description:

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4		
Decode	Read literal	Process	No		
	ʻn'	Data	operation		

Example: HERE BNZ Jump

Before Instruction

PC address (HERE)

After Instruction

If Zero

address (Jump)

If Zero

address (HERE + 2)

BRA Unconditional Branch

Syntax: BRA n

Operands: $-1024 \le n \le 1023$ Operation: $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1101 Onnn nnnn nnnn

Description: Add the 2's complement number '2n' to

the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two evols instruction.

instruction is a two-cycle instruction.

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4		
Decode	Read literal	Process	Write to PC		
	ʻn'	Data			
No	No	No	No		
operation	operation	operation	operation		

Example: HERE BRA Jump

Before Instruction

PC = address (HERE)

After Instruction

PC = address (Jump)

BSF Bit Set f

Syntax: BSF f, b $\{a\}$ Operands: $0 \le f \le 255$

 $0 \le b \le 7$

a ∈ [0,1]

Operation: $1 \rightarrow f < b >$ Status Affected: None

Encoding: 1000 bbba ffff ffff

Description: Bit 'b' in register 'f' is set.

If 'a' is '0', the Access Bank is selected.
If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 24.2.3 "Byte-Oriented and

Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	Read	Process	Write	
	register 'f'	Data	register 'f'	

Example: BSF FLAG_REG, 7, 1

Before Instruction

FLAG_REG = 0Ah

After Instruction

FLAG_REG = 8Ah

BTFSC		Bit Test File, Skip if Clear		BTF	ss	Bit Test File, Skip if Set			
Syntax:		BTFSC f, b {,a}		Synta	ax:	BTFSS f, b {,a}			
Operands:		$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		Oper	rands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Operation:		skip if (f < b >) = 0		Oper	ration:	skip if (f) = 1			
Status Affected:		None		Statu	Status Affected: None		,		
Encoding:		1011 bbba ffff ffff			Enco	oding:	1010 bbba ffff f		ff ffff
Description:		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		Desc	cription:	If bit 'b' in register 'f' is '1', then the n instruction is skipped. If bit 'b' is '1', the next instruction fetched during th current instruction execution is disca and a NOP is executed instead, mak this a two-cycle instruction. If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operated in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		'b' is '1', then during the n is discarded ead, making is selected. If a select the l instruction on operates dressing i). Oriented and in Indexed	
Words:		1			Word	ds:	1		
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.		Cycle	Cycles: 1(2) Note: 3 cycles if skip an by a 2-word instru				
Q Cycle Activity:					QC	ycle Activity:			
Q1	-	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decod	de	Read register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
If skip:					lf sk	cip:	1 3 2 2 2		
Q1		Q2	Q3	Q4		Q1	Q2	Q3	Q4
No		No	No	No		No	No	No	No
operati		operation	operation	operation		operation	operation	operation	operation
If skip and foll	owed I			_	If sk	rip and followe			_
Q1		Q2	Q3	Q4		Q1	Q2	Q3	Q4
No operati	ion	No operation	No operation	No operation		No operation	No operation	No operation	No operation
No	011	No	No	No		No	No	No	No
operati	ion	operation	operation	operation		operation	operation	operation	operation
Example: HERE BTFSC FLAG, 1, 0 FALSE : TRUE :		Exan	Example: HERE BTFSS FLAG, 1, 0 FALSE: TRUE: Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (FALSE) If FLAG<1> = 1; PC = address (TRUE)						
Before Instruction PC = address (HERE) After Instruction If FLAG<1> = 0; PC = address (TRUE) If FLAG<1> = 1; PC = address (FALSE)									

BTG	ì	Bit Toggl	Bit Toggle f				
Synta	ax:	BTG f, b {,a	a}				
Oper	ands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$	0 ≤ b < 7				
Oper	ation:	$(\overline{f < b >}) \to f <$:b>				
Statu	s Affected:	None					
Enco	ding:	0111	bbba	ff	ff	ffff	
Description:		inverted. If 'a' is '0', 1 If 'a' is '1', 1 GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriente Literal Off	he BSR is (default). Ind the ex led, this ir Literal Off never f \le \mathcal{S} \text{2.3 "Byted Instruction}	tendenstructions (5F (5F e-Orientensen)	d to sed insection addressin section s	select the struction operates essing See d and Indexed	
Word	ls:	1					
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read register 'f'	Proce Data			Write gister 'f'	

Example:	BTG	PORTC,	4,	0

Before Instruction:

PORTC = 0111 0101 [75h]

After Instruction:

PORTC = 0110 0101 [65h]

BOV Branch if Overflow Syntax: BOV n

Operands: $-128 \le n \le 127$ Operation: if Overflow bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0100 nnnn nnnn

Description: If the Overflow bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1
Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'		
No	No No		No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BOV Jump

Before Instruction

PC = address (HERE)

After Instruction If Overflow

r Instruction

PC = address (Jump)

If Overflow = 0; PC = address (HERE + 2)

BZ Branch if Zero

Syntax: BZ n

Operands: $-128 \le n \le 127$ Operation: if Zero bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

Description: If the Zero bit is '1', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4	
Decode	Read literal	Process	No	
	ʻn'	Data	operation	

Example: HERE BZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If Zero = 1

PC = address (Jump)
If Zero = 0;

PC = address (HERE + 2)

CALL	Subroutine Call				
Syntax:	CALL k {	,s}			
Operands:	$0 \le k \le 1048575$ $s \in [0,1]$				
Operation:	$ \begin{aligned} &(\text{PC}) + 4 \rightarrow \text{TOS}, \\ &k \rightarrow \text{PC} < 20\text{:1}>, \\ &\text{if s} = 1 \\ &(\text{W}) \rightarrow \text{WS}, \\ &(\text{STATUS}) \rightarrow \text{STATUSS}, \\ &(\text{BSR}) \rightarrow \text{BSRS} \end{aligned} $				
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀	

Description:

Subroutine call of entire 2-Mbyte memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	PUSH PC to	Read literal
	'k'<7:0>,	stack	'k'<19:8>,
			Write to PC
No	No	No	No
operation	operation	operation	operation

Example: HERE CALL THERE, 1

Before Instruction

PC = address (HERE)

After Instruction

PC = address (THERE) TOS = address (HERE + 4)

WS = W BSRS - BSR

BSRS = BSR STATUSS = STATUS

Clear Watchdog Timer

CLRWDT

CLRF	Clear f				
Syntax:	CLRF f{	,a}			
Operands:	$0 \le f \le 255$ $a \in [0,1]$	$0 \le f \le 255$ $a \in [0,1]$			
Operation:	$\begin{array}{c} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	0110	101a	ffff	ffff	
Description:	Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	

Word	ls:	1		
Cycles:		1		
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	No	Process	No
		operation	Data	operation
Example:		CLRWDT		

	Decode	Read register 'f'	Process Data	Write register 'f'	
Exam	nple:	CLRF	FLAG REG,	1	

Before Instruction

FLAG_REG 5Ah

After Instruction

FLAG_REG 00h

				_			
Synta	ax:	CLRWD	T				
Oper	ands:	None					
Oper	ation:	$000h \rightarrow 000h \rightarrow 1 \rightarrow TO \rightarrow PD$	_W ,	DT, DT posts	caler,		
Statu	s Affected:	TO, PD					
Enco	ding:	0000		0000	000	0	0100
Description:		Watchd	og Ier	nstruction Timer. It a of the WI e set.	also re	esets	the
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q3	;		Q4
	Decode	No operatio	n	Proce Dat		oŗ	No peration
<u>Exan</u>	Example: CLRWDT						
	Before Instruc WDT Cou After Instruction	unter	=	?			
WDT Counte		unter	=	00h 0			
	TO PD		=	1 1			

COMF		Complement f							
Syntax:		COMF f	{,d {,a}}						
Operands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]						
Operation:		$(\overline{f}) \rightarrow dest$							
Status Affect	ted:	N, Z							
Encoding:		0001	11da	ffff	ffff				
Description:		The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:		1							
Cycles:		1							
Q Cycle Ac	tivity:								
Q	1	Q2	Q3	3	Q4				
Dec	ode	Read register 'f'	Proce Dat		Write to estination				

<u>=xample:</u>	CC	OMF	REG,	Ο,	0	
Before Instruc	ction					
REG	=	13h				
After Instruction	on					
REG	=	13h				
W	=	ECh				

CPF	SEQ	Compare	f with W, Sk	ip if f = W					
Synta	ax:	CPFSEQ	f {,a}						
Oper	rands:	$0 \le f \le 255$							
		a ∈ [0,1]	a ∈ [0,1]						
Oper	ration:	(f) - (W),							
		skip if $(f) = ($							
		(unsigned c	omparison)						
Statu	is Affected:	None							
Enco	oding:	0110	001a fff	f ffff					
Desc	cription:		he contents of	,					
			o the contents an unsigned s						
			en the fetched						
		•	nd a NOP is ex						
			king this a two	-cycle					
		instruction.	A D	المحاجمات والما					
		,	he Access Bar he BSR is used						
		GPR bank (a to scient the					
			nd the extende	ed instruction					
			ed, this instruc						
			Literal Offset A	•					
			ever f ≤ 95 (5F .2.3 "Byte-Ori						
			d Instruction						
		Literal Offs	Literal Offset Mode" for details.						
Word	ds:	1							
Cycle	es:	1(2)							
			cles if skip an						
		by a	a 2-word instru	ction.					
QC	ycle Activity: Q1	02	02	04					
	Decode	Q2 Read	Q3 Process	Q4 No					
	Decode	register 'f'	Data	operation					
If sk	Lip:	109.0.0. 1	Data	oporation					
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
If sk	ip and followed	•	struction:						
	Q1	Q2	Q3	Q4					
	No operation	No operation	No operation	No operation					
	No	No	No	No					
	operation	operation	operation	operation					
Evan	nnlo:	IIDDD	CDECEO DEC	0					
Exan	<u>ripie.</u>	HERE NEQUAL	CPFSEQ REG	, 0					
		EQUAL	:						
	Before Instruc	tion							
	PC Addre		RE						
	W	= ?							
	REG	= ?							
	After Instruction								
	If REG PC	= W;		- \					
	If REG	= Ad ≠ W;	dress (EQUAI	۱,					
	PC	,	dress (NEQUA	AL)					

CPFSGT	Compare	f with W, Sk	cip if f > W	СРЕ	SLT	Compare	f with W, Sk	cip if f < W
Syntax:	CPFSGT	f {,a}		Synt	ax:	CPFSLT	f {,a}	
Operands:	$0 \le f \le 255$ $a \in [0,1]$			Ope	rands:	$0 \le f \le 255$ $a \in [0,1]$		
Operation:	(f) - (W), skip if $(f) >$ (unsigned of	(W) comparison)		Ope	ration:	(f) – (W), skip if (f) < (unsigned of	(W) comparison)	
Status Affected:	None			Statu	us Affected:	None	,	
Encoding:	0110	010a ff:	ff ffff		oding:	0110	000a ff:	ff ffff
Description:	location 'f' to performing If the contect contents of instruction in executed in two-cycle in If 'a' is '0', to If 'a' is '1', to GPR bank	he Access Bai he BSR is use	of the W by subtraction. eater than the the fetched and a NOP is this a like is selected. It is selected to select the		cription:	Compares location 'f' is performing If the contex contents of instruction executed in two-cycle in If 'a' is '0', the compared in the context of the context	the contents of to the contents an unsigned s nts of 'f' are le W, then the fe is discarded ar instead, making instruction. The Access Bar he BSR is use	i data memory of W by ubtraction. ss than the etched a NOP is this a
		led, this instruc	•	Word	ds:	1		
	mode wher Section 24 Bit-Oriente	Literal Offset A never f ≤ 95 (5) .2.3 "Byte-Or ed Instruction	Fh). See iented and s in Indexed	Cycl			cycles if skip ar a 2-word instru	
		set Mode" for	details.	QC	cycle Activity: Q1	Q2	Q3	Q4
Words:	1				Decode	Read	Process	No
Cycles:	1(2)	cles if skip and	d followed		Becode	register 'f'	Data	operation
		a 2-word instru		If sk	cip:			
Q Cycle Activity:					Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4	1	No	No	No	No
Decode	Read	Process	No	lf ol	operation	operation	operation	operation
lf skip:	register 'f'	Data	operation	j ii Sr	kip and followe Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4		No	No	No	No No
No	No	No	No]	operation	operation	operation	operation
operation	operation	operation	operation		No	No	No	No
If skip and followe	·		04		operation	operation	operation	operation
Q1 No operation	Q2 No operation	Q3 No operation	Q4 No operation	<u>Exar</u>	nple:		CPFSLT REG,	1
No	No operation	No operation	No				:	
operation	operation	operation	operation	J	Before Instruc	ction		
Example:	HERE NGREATER	CPFSGT RE	IG, 0		PC W After Instruction	= ?	ldress (HERE)
Before Instruc	GREATER	:			If REG PC	< W	; dress (LESS)
PC		dress (HERE)		If REG	≥ W	;	
W After Instruction	= ? on				PC	= Ac	dress (NLES	S)
If REG PC If REG	> W; = Ad < W;	dress (GREA)						
PC	= Ac	Idress (NGRE	ATER)					

DAW	Decimal Adjust W Register					
Syntax:	DAW	DAW				
Operands:	None					
Operation:	If [W<3:0>> 9] or [DC = 1] then (W<3:0>) + 6 \rightarrow W<3:0>; else (W<3:0>) \rightarrow W<3:0>					
	If [W<7:4> + DC > 9] or [C = 1] then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$; else $(W<7:4>) + DC \rightarrow W<7:4>$					
Status Affected:	С					
Encoding:	0000	0000	0000	0111		
Description:	DAW adjust resulting for variables (and produces)	rom the ea (each in p	arlier addit acked BCI	ion of two O format)		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		

Example 1:

DAW

Read

register W

A5h

Process

Data

Write

W

Before Instruction

W

Decode

C DC 0 After Instruction W 05h С

DC 0

Example 2:

Before Instruction

W CEh C DC 0 After Instruction

> W 34h C DC 0

DECF Decrement f

Syntax: DECF f {,d {,a}} $0 \le f \le 255$ Operands: $d\in \left[0,1\right]$ $a \in [0,1]$

 $(f) - 1 \rightarrow dest$ Operation: Status Affected: C, DC, N, OV, Z

Encoding: 0000 01da ffff ffff

Description: Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles: 1

Q Cycle Activity:

Q1	Q2	Q2 Q3	
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: DECF CNT, 1, 0

Before Instruction

01h CNT After Instruction CNT Z 00h

DECFSZ	Decremen	nt f, Skip if ()	DCF	SNZ	Decremen	nt f, Skip if N	Not 0
Syntax:	DECFSZ f	{,d {,a}}		Synta	ax:	DCFSNZ	f {,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	(f) $-1 \rightarrow de$ skip if result	•		Oper	ation:	d ∈ [0,1] a ∈ [0,1] (f) − 1 → dest, skip if result ≠ 0 None 0100 11da fffff fff: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is select f'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q2 Q3 Q4 Read Process Write- register 'f' Data destinated Q2 Q3 Q4 No No No No		
Status Affected:	None			Statu	s Affected:	None		
Encoding:	0010	11da fff	f ffff	Enco	ding:	0100	11da fff	f ffff
Description:	decremented placed in Whole placed back of the result which is alread a NOP in it a two-cyclif 'a' is 'o', the GPR bank (If 'a' is 'o' and set is enable in Indexed If mode when section 24. Bit-Oriente	ts of register 'f' ed. If 'd' is '0', ' '. If 'd' is '1', the 'c in register 'f' is '0', the nex- eady fetched, s executed instruction. The Access Bar The BSR is user (default). The extended, this instruc- Literal Offset A- Ever f ≤ 95 (5) 2.3 "Byte-Or- d Instruction set Mode" for	the result is the result is the result is (default). It instruction, is discarded stead, making that is selected. It is selected to select the the ded instruction operates addressing the selected and in the selected and in the selected and in the selected and in the selected in the selected and in the selected and in the selected in the selected and in the selected and in the selected in the selected and in the selected an	Desc	ription:	decremented placed in Whole placed back of the result instruction, discarded a instead, mainstruction. If 'a' is '0', the second of the second	ed. If 'd' is '0', ' /. If 'd' is '1', the x in register 'f' is not '0', the which is alrea and a NOP is exiking it a two-co ne Access Bar ne BSR is user (default). nd the extende ed, this instruct Literal Offset A rever f ≤ 95 (5) 2.2.3 "Byte-Or	the result is the result is (default). next dy fetched, is executed cycle thick is selected. d to select the ed instruction ction operates Addressing Fh). See iented and
Words:	1					Literal Offs	set Mode" for	details.
Cycles:	1(2)			Word	s:	1		
	•	cles if skip an 2-word instru		Cycle	es:	Note: 3 d		
Q Cycle Activity:	Q2	Q3	Q4	Q C	cle Activity:	~,	a =	
Q1 Decode	Read	Process	Write to		Q1	Q2	Q3	Q4
200000	register 'f'	Data	destination		Decode	Read	Process	Write to
If skip:				16.1		register 'f'	Data	destination
Q1	Q2	Q3	Q4	If sk	•	00	00	0.4
No	No	No	No		Q1		I	
operation If skip and followed		operation	operation		No operation	operation	operation	operation
Q1	Q2	Q3	Q4	lf sk	· ·	d by 2-word in:		
No	No	No	No		Q1	Q2	Q3	Q4
operation	operation	operation	operation		No	No	No	No
No	No	No	No		operation	operation	operation	operation
operation	operation	operation	operation		No operation	No operation	No operation	No operation
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exam	•	HERE I	DCFSNZ TEM	1P, 1, 0
Before Instruct PC After Instructio CNT If CNT PC If CNT PC FC PC	= Address n = CNT - 1 = 0; = Address ≠ 0;	G (HERE) G (CONTINUE G (HERE + 2			Before Instruction TEMP After Instruction TEMP If TEMP PC If TEMP	tion =	? TEMP - 1, 0; Address (2)	ZERO)

GOTO	Unconditional Branch				
Syntax:	GOTO k				
Operands:	$0 \le k \le 10$	48575			
Operation:	$k \rightarrow PC < 2$	20:1>			
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈	
Description:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>.				

instruction.

Words: 2

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

GOTO is always a two-cycle

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen	t f					
Syntax:	INCF f {,c	d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Operation:	(f) + 1 \rightarrow de	est					
Status Affected:	C, DC, N,	OV, Z					
Encoding:	0010	10da	fff	f ffff			
Description:	If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 24 Bit-Oriente Literal Offs	d. If 'd' is 'k in regist he Acceshe BSR is (default). Ind the exled, this ir Literal Offnever $f \le 9$.2.3 "Byted Instruction	'0', the 1', the er 'f' (is Banks used tendenstruct fset Ad 95 (5F e-Orie	e result is e result is default). k is selected. I to select the d instruction tion operates ddressing h). See ented and in Indexed			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Proce	ss	Write to			

Example:	IN	CF	CNT,	1,	0
Before Instruct CNT Z C DC After Instructio	= = = =	FFh 0 ?			
CNT Z C DC	= = = =	00h 1 1 1			

register 'f'

Data

destination

		incremen	t f, Skip if 0		INFS	NZ	Incremen	t f, Skip if N	ot 0
Synta	x:	INCFSZ f	{,d {,a}}		Synta	ix:	INFSNZ f	{,d {,a}}	
Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Opera	ation:	(f) + 1 \rightarrow deskip if result			Opera	ation:	d ∈ [0,1] a ∈ [0,1] (f) + 1 → dest, skip if result ≠ 0 None □100 □10da □ffff □ff The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank (default). If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented an Bit-Oriented Instructions in Index Literal Offset Mode" for details. 1 1(2) Note: 3 cycles if skip and followe by a 2-word instruction.		
Status	s Affected:	None			Status	s Affected:	None		
Enco	dina:	0011	11da ffi	f ffff	Enco	J			
Descri	ription:	incremented placed in W placed back If the result which is alroand a NOP is it a two-cycl If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' and set is enable in Indexed Id mode when Section 24. Bit-Oriente	ne BSR is use	ne result is e result is (default). instruction, is discarded stead, making hk is selected. d to select the ed instruction otion operates addressing h). See iented and is in Indexed	Desci	ription:	incremented placed in W placed back If the result instruction, discarded a instead, mainstruction. If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' are set is enable in Indexed I mode when Section 24. Bit-Oriente	d. If 'd' is '0', the in register 'f' is not '0', the which is alreated a NOP is eking it a two-come Access Bathe BSR is used default). The extended, this instructional offset Access Bathe extended, this instructional offset Access Bathe BSR is used default). The extended is the extended, this instructional offset Access Bathe BSR is used default). The extended is the extended at the extended a	he result is the result is the result is (default). The result is (default). The result is the result is (default). The result is the result i
Words	S:	1			Word	s:	1		
Cycle	s:		cles if skip and 2-word instruc		Cycle	s:	Note: 3 d		
Q Cy	cle Activity:				Q Cy	cle Activity:	·		
_	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination		Decode			Write to destination
If ski	p:				lf ski	p:	_		
г	Q1	Q2	Q3	Q4	F	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lf ski		d by 2-word ins			lf ski	p and followe	d by 2-word in	struction:	
Г	Q1	Q2	Q3	Q4	F	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No	No	No operation	No
-	No	No	No	No	-	operation No	operation No	No	operation No
	operation	operation	operation	operation		operation	operation	operation	operation
Exam	<u>ple:</u>	HERE I NZERO : ZERO :		T, 1, 0	<u>Exam</u>		ZERO NZERO	INFSNZ REC	G, 1, 0
	Before Instruc PC After Instructio CNT If CNT PC	= Address on = CNT + 1 = 0;	G (HERE)			Before Instruction PC After Instruction REG If REG PC	= Address on = REG + 1 ≠ 0;	(HERE) (NZERO)	

IORI	LW	Inclusive OR Literal with W					
Synta	ax:	IORLW k					
Oper	ands:	$0 \le k \le 255$					
Operation: (W) .OR. $k \rightarrow W$							
Statu	s Affected:	N, Z	N, Z				
Enco	ding:	0000	1001	kkkk	kkkk		
Description:		The conter eight-bit lite W.					
Word	ls:	1					
Cycles:		1	1				
Q Cycle Activity:							
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	ss W	rite to W		

Example: IORLW 35h

literal 'k'

Data

Before Instruction

W = 9Ah

After Instruction

W = BFh

IOR	WF	Inclusive OR W with f				
Synta	ax:	IORWF f	{,d {,a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(W) .OR. (f) \rightarrow dest				
Statu	s Affected:	N, Z				
Enco	ding:	0001	00da	ffff	ffff	
Desc	ription:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data		Vrite to stination	

Example: IORWF RESULT, 0, 1

Before Instruction

RESULT = 13hW = 91h

After Instruction

RESULT = 13hW = 93h

LFSR Load FSR

Syntax: LFSR f, k Operands: $0 \le f \le 2$

 $0 \le k \le 4095$

Operation: $k \to FSRf$

Status Affected: None

Description: The 12-bit literal 'k' is loaded into the

File Select Register pointed to by 'f'.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write
	'k' MSB	Data	literal 'k'
			MSB to
			FSRfH
Decode	Read literal	Process	Write literal
	'k' LSB	Data	'k' to FSRfL

Example: LFSR 2, 3ABh

After Instruction

FSR2H = 03hFSR2L = ABh

MOVF	Move f				
Syntax:	MOVF f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$f \to dest$				
Status Affected:	N, Z				
Encoding:	0101 00da ffff ffff				
Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is				

Location 'f' can be anywhere in the 256-byte bank.

If 'a' is '0', the Access Bank is selected.

If 'a' is '1', the BSR is used to select the

placed back in register 'f' (default).

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and

Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write W
	register 'f'	Data	

Example: MOVF REG, 0, 0

Before Instruction

REG = 22hW = FFh

After Instruction

REG = 22h W = 22h

MOVFF	Move f to	o f			
Syntax:	MOVFF f _s ,f _d				
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$				
Operation:	$(f_s) \rightarrow f_d$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s	
Description:	The contents of source register 'fs' are				

moved to destination register ' f_d '. Location of source ' f_s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'fd' can also be anywhere from 000h to

Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit

buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

Words: 2 Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction

33h REG1 11h REG2

After Instruction

REG1 33h REG2

MΟ\	/LB	Move Literal to Low Nibble in BSR				
Synta	ax:	MOVLW k				
Oper	ands:	$0 \le k \le 255$				
Oper	ation:	$k \to BSR$				
Statu	s Affected:	None				
Enco	ding:	0000	0001	kkkl	2	kkkk
Desc	ription:	The eight-b Bank Select BSR<7:4> of the value	ct Registe always re	r (BSR). mains '	The v	alue of
Word	ls:	1				
Cycles:		1				
Q C	ycle Activity:					
	Q1	Q2	C	23	(Q4
	Decode	Read	Pro	cess	Write	literal

Example: MOVLB 5

literal 'k'

Data

'k' to BSR

Before Instruction

BSR Register = 02h After Instruction BSR Register = 05h

MOVLW Move Literal to W Syntax: MOVLW k Operands: $0 \le k \le 255$ Operation: $\mathsf{k}\to\mathsf{W}$ Status Affected: None Encoding: 0000 1110 kkkk kkkk Description: The eight-bit literal 'k' is loaded into W. Words: Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: MOVLW 5Ah

After Instruction

W = 5Ah

MOVWF	Move W	to f		
Syntax:	MOVWF	f {,a}		
Operands:	$0 \le f \le 255$ $a \in [0,1]$	5		
Operation:	$(W) \to f$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing			

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

mode whenever $f \le 95$ (5Fh). See

Literal Offset Mode" for details.

Section 24.2.3 "Byte-Oriented and

Bit-Oriented Instructions in Indexed

Example: MOVWF REG, 0

Before Instruction

W = 4Fh REG = FFh

After Instruction

W = 4FhREG = 4Fh

MULLW Multiply Literal with W

Syntax: MULLW k
Operands: $0 \le k \le 255$

Operation: (W) $x k \rightarrow PRODH:PRODL$

Status Affected: None

Encoding: 0000 1101 kkkk kkkk

Description: An unsigned multiplication is carried

out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged.

None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result

is possible but not detected.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	literal 'k'	Data	registers
			PRODH:
			PRODL

Example: MULLW 0C4h

Before Instruction

W = E2h PRODH = ? PRODL = ?

After Instruction

W = E2h PRODH = ADh PRODL = 08h

MULWF Multiply W with f

Syntax: MULWF $f \{,a\}$ Operands: $0 \le f \le 255$ $a \in [0,1]$

Operation: (W) $x(f) \rightarrow PRODH:PRODL$

Status Affected: None

Encoding: 0000 001a fffff ffff

Description: An unsigned multiplication is carried

out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the

high byte. Both W and 'f' are unchanged.

None of the Status flags are affected.

Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3

"Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1

Q Cycle Activity:

Cycles:

 Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL

Example: MULWF REG, 1

1

Before Instruction

W = C4h
REG = B5h
PRODH = ?
PRODL = ?

After Instruction

W = C4h REG = B5h PRODH = 8Ah PRODL = 94h

NEGF Negate f Syntax: NEGF f {,a} $0 \le f \le 255$ Operands: $a \in [0,1]$ $(\overline{f}) + 1 \rightarrow f$ Operation: Status Affected: N, OV, C, DC, Z Encoding: ffff ffff 0110 110a Description: Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: Cycles: 1 Q Cycle Activity:

NOF	NOP No Operation					
Synta	ax:	NOP				
Oper	ands:	None				
Oper	ation:	No operation				
Statu	s Affected:	None				
Enco	oding:	0000	0000	000	0	0000
		1111	XXXX	XXX	X	xxxx
Desc	ription:	No operati	on.			
Word	ds:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No	No)		No
		operation	opera	ition	O	peration

Example:

None.

Example:	NEGF	REG,	1
----------	------	------	---

Before Instruction

REG = 0011 1010 [3Ah]

Q2

Read

register 'f'

Q3

Process

Data

Q4

Write

register 'f'

After Instruction

Q1

Decode

REG = 1100 0110 [C6h]

POP Pop Top of Return Stack

Syntax: POP
Operands: None

Operation: $(TOS) \rightarrow bit bucket$

Status Affected: None

Encoding: 0000 0000 0000 0110

Description:

The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack.

This instruction is provided to enable the user to properly manage the return

stack to incorporate a software stack.

Words: 1 Cycles: 1

Q Cycle Activity:

 Q1
 Q2
 Q3
 Q4

 Decode
 No
 POP TOS operation
 No operation

Example: POP

GOTO NEW

Before Instruction

TOS = 0031A2h Stack (1 level down) = 014332h

After Instruction

TOS = 014332h PC = NEW PUSH Push Top of Return Stack

Syntax: PUSH Operands: None

Operation: $(PC + 2) \rightarrow TOS$

Status Affected: None

Encoding: 0000 0000 0000 0101

Description: The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack.

This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	PUSH	No	No
	PC + 2 onto	operation	operation
	return stack		

Example: PUSH

Before Instruction

TOS = 345Ah PC = 0124h

After Instruction

PC = 0126h TOS = 0126h Stack (1 level down) = 345Ah

RCALL Relative Call Syntax: RCALL n Operands: $\text{-}1024 \leq n \leq 1023$ Operation: $(PC) + 2 \rightarrow TOS$, $(PC) + 2 + 2n \rightarrow PC$ Status Affected: None 1101 Encoding: 1nnn nnnn nnnn Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. Words: 1 2

Cycles:

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
		PUSH PC to stack		
	No	No	No	No
	operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = TOS = Address (Jump) Address (HERE + 2)

RES	ET	Reset				
Synta	Syntax: RESET					
Oper	ands:	None				
Oper	ation:		Reset all registers and flags that are affected by a MCLR Reset.			
Statu	s Affected:	All	All			
Enco	ding:	0000	0000	111	L1	1111
Desc	ription:	This instruction				•
Word	ls:	1	1			
Cycle	es:	1	1			
Q C	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start	No)		No

Example: RESET

After Instruction

Registers = Flags* = Reset Value Reset Value

Reset

operation

RETFIE Return from Interrupt

Syntax: RETFIE {s}
Operands: $s \in [0,1]$ Operation: $(TOS) \rightarrow PC$,

 $1 \rightarrow GIE/GIEH$ or PEIE/GIEL,

 $\text{if } S = 1 \\ \text{(WS)} \rightarrow \text{W},$

 $(\mathsf{STATUSS}) \to \mathsf{STATUS},$

 $(BSRS) \rightarrow BSR$,

PCLATU, PCLATH are unchanged

Status Affected: GIE/GIEH, PEIE/GIEL.

Encoding: 0000 0000 0001 000s

Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the

contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).

Words: 1
Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	POP PC
	operation	operation	from stack
			Set GIEH or GIEL
No	No	No	No
operation	operation	operation	operation

Example: RETFIE 1

After Interrupt

RETLW Return Literal to W

PCLATU, PCLATH are unchanged

Status Affected: None

Encoding: 0000 1100 kkkk kkkk

Description: W is loaded with the eight-bit literal 'k'.

The program counter is loaded from the top of the stack (the return address).

The high address latch (PCLATH)

remains unchanged.

Words: 1
Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	POP PC
	literal 'k'	Data	from stack,
			Write to W
No	No	No	No
operation	operation	operation	operation

Example:

```
CALL TABLE ; W contains table ; offset value ; W now has ; table value
```

TABLE

ADDWF PCL ; W = offset RETLW k0 ; Begin table RETLW k1 ;

:

RETLW kn ; End of table

Before Instruction

W = 07h

After Instruction

W = value of kn

RETURN Return from Subroutine RETURN (s) Syntax: Operands: $s\in \left[0,1\right]$ Operation: $(TOS) \rightarrow PC$, if s = 1 $(WS) \rightarrow W$, $(STATUSS) \rightarrow STATUS$, $(BSRS) \rightarrow BSR$, PCLATU, PCLATH are unchanged Status Affected: None Encoding: 0000 0000 0001 001s Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default). Words: Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 POP PC No **Process** Decode

operation

No

operation

Data

No

operation

from stack

No

operation

Example: RETURN

After Instruction: PC = TOS

No

operation

RLC	.CF Rotate Left f through Carry				arry	
Synta	ax:	RLCF f	{,d {,a}}			
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f<7>) → C	$(f) \rightarrow dest, (f<7>) \rightarrow C, (C) \rightarrow dest<0>$			
Statu	s Affected:	C, N, Z				
Enco	ding:	0011	01da	ffff	ffff	
Desc	ription:	The conter one bit to t flag. If 'd' is 'W. If 'd' is 'in register If 'a' is '0', selected. If select the lif 'a' is 'o' a set is enable operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for	he left this 'o', the refail the Acces 'a' is '1', GPR ban and the expleted, this in Indexect grands in Inde	rough the result is a sult is stated to set the set the BSR k (defau ktended instruction I Literal (whenever ection 24 Bit-Ori	e Carry placed in ored back is is used to it). instruction on Offset	
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data		Write to estination	

register t' Data destina

Example: RLCF REG, 0, 0

Before Instruction

REG = 1110 0110

After Instruction

REG = 1110 0110 W = 1100 1100 C = 1

RLNCF	Rotate Left f (No Carry)	RRCF	Rotate Right f through Carry
Syntax:	RLNCF f {,d {,a}}	Syntax:	RRCF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$	Operation:	$ (f < n >) \rightarrow dest < n - 1 >, $ $ (f < 0 >) \rightarrow C, $ $ (c) \rightarrow dest < 7 > $
Status Affected:	N, Z	Status Affected:	$(C) \rightarrow \text{dest} < 7 >$
Encoding:	0100 01da ffff ffff		C, N, Z
Description:	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Encoding: Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1		C register f
Cycles:	1	Words:	1
Q Cycle Activity:	00 00 04	Cycles:	1
Q1 Decode	Q2 Q3 Q4 Read Process Write to	Q Cycle Activity:	
200040	register 'f' Data destination	Q1	Q2 Q3 Q4
		Decode	Read Process Write to
Example:	RLNCF REG, 1, 0		register 'f' Data destination
Before Instruc REG After Instructi REG	= 1010 1011 ion	Example: Before Instruc	
REG	= 0101 0111	REG C After Instruction REG	= 1110 0110 $ = 0 $ on $ = 1110 0110 $ $ = 0111 0011$

RRNCF Rotate Right f (No Carry) Syntax: RRNCF f {,d {,a}} Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation: $(f < n >) \rightarrow dest < n - 1 >$ $(f<0>) \rightarrow dest<7>$ Status Affected: Encoding: 0100 00da ffff ffff Description: The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. register f Words: 1 Cycles: 1 Q Cycle Activity:

SET	F	Set f				
Synt	ax:	SETF f {,	a}			
Opei	rands:	$0 \le f \le 255$ $a \in [0,1]$				
Ope	ration:	$FFh \to f$				
Statu	ıs Affected:	None				
Enco	oding:	0110	100a	ffff	ffff	
Desc	cription:	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ds:	1				
Cycle	es:	1	1			
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read register 'f'	Proce Dat		Write gister 'f'	
				•		

Example: SETF REG, 1

REG 5Ah After Instruction REG FFh

Before Instruction

REG 1101 0111 After Instruction REG 1110 1011 Example 2: RRNCF REG, 0, 0 Before Instruction W REG 1101 0111 After Instruction 1110 1011 REG 1101 0111

Q2

Read

register 'f'

RRNCF

Q3

Process

Data

REG, 1, 0

Q4

Write to

destination

Q1

Decode

Before Instruction

Example 1:

SLEEP Enter Sleep mode						
Synta	ax:	SLEEP				
Oper	ands:	: None				
Oper	ation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ postscaler,} \\ 1 \rightarrow \overline{\underline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$				
Statu	s Affected:	$\overline{TO}, \overline{PD}$				
Enco	ding:	0000	0000	0000	0011	
Desc	ription:	cleared. T is set. Wat postscaler The proce	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.			
Word	ls:	1				
Cycle	es:	1	1			
Q Cycle Activity:						
	Q1	Q2	Q3		Q4	
	Decode	No operation	Proce Data		Go to Sleep	

Example:	SLEEP
Before Instructi	ion
TO =	?
PD =	?
After Instruction	n
TO =	1†
PD =	0

† If WDT causes wake-up, this bit is cleared.

SUBFWB	Subtract	f from W wi	th Borrow		
Syntax:	SUBFWB	f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(W) – (f) –	$\overline{(C)} \rightarrow dest$			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0101	01da ffi	f ffff		
Description:	(borrow) fi method). I in W. If 'd' register 'f' If 'a' is '0', selected. I to select ti If 'a' is '0' a set is enal operates i Addressin f ≤ 95 (5FI "Byte-Orie"	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset			
Words:	1	detaile.			
Cycles:	1				
Q Cycle Activity:	·				
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example 1:	SUBFWB	REG, 1, 0			
Before Instructi REG W C		REG, I, U			
After Instruction REG W C Z	= FF = 2 = 0 = 0	sult is negative	e.		
Example 2:	SUBFWB	•			
Before Instructi REG W C	ion = 2 = 5 = 1				
After Instruction REG W C Z N	= 2 = 3 = 1 = 0	esult is positive			
Example 3:	SUBFWB	•			
Before Instructi	ion	, -, 0			
REG W C	= 1 = 2 = 0				
After Instruction REG W	n = 0 = 2				

DS39689E-page 308

Subtract W from	Literal	SUBWF	Subtrac	t W from f	
SUBLW k		Syntax:	x: SUBWF f {,d {,a}}		
$0 \le k \le 255$		Operands:		5	
$k-(W)\toW$					
N, OV, C, DC, Z		Operation:		→ dest	
0000 1000	kkkk kkkk	·			
					ff ffff
	is placed in W.	· ·			
			compleme	ent method). If	'd' is '0', the
1					
O2 O3	04		(default).	torea baok iii i	ogiotor i
literal 'k' Data	ville to vv				
SUBLW 02h	_				
			Addressin	ng mode when	ever
l					
	sitive		•		
			Mode" for	r details.	
-		Words:	1		
		Cycles:	1		
= 02h		Q Cycle Activity:			
i I			I	1	Q4
	0	Decode		Data	Write to destination
		Example 1:		REG. 1. 0	
-		Before Instruc			
		REG W	= 3 = 2		
		C	= ?		
ı		REG	= 1		
= FFh;(2's comple = 0 ;result is ne	ement) gative			esult is positive	Э
= 0			= 0		
•		Example 2:	SUBWF	REG, 0, 0	
		W	= 2 = 2		
		_	= ?		
		REG	= 2		
		С	= 1 ; r	esult is zero	
		Z N	= 1 = 0		
		Example 3:	SUBWF	REG, 1, 0	
		W	= 2		
		REG	= FFh ;(2	2's complemen	t)
		C Z		esult is negativ	/e
	SUBLW k $0 \le k \le 255$ $k - (W) \rightarrow W$ N, OV, C, DC, Z $\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$0 \le k \le 255$ $k - (W) \rightarrow W$ N, OV, C, DC, Z $0000 1000 kkkk kkkk$ W is subtracted from the eight-bit literal 'k'. The result is placed in W. 1 1 Q2 Q3 Q4 Read Process Write to W SUBLW 02h On	$SUBLW k$ $0 \le k \le 255$ $k - (W) \to W$ N, OV, C, DC, Z $\boxed{0000 1000 kkkk kkkk}$ $W is subtracted from the eight-bit literal 'k'. The result is placed in W.$ 1 $Q2 Q3 Q4$ $\boxed{Read Process Write to W}$ $SUBLW 02h$ $\boxed{O000} 1000 kkkk kkkk$ $\boxed{W is subtracted from the eight-bit literal 'k'. The result is placed in W.}$ 1 $\boxed{Q2} Q3 Q4$ $\boxed{Read Process Write to W}$ $\boxed{SUBLW 02h}$ $\boxed{O00} 01h 1 result is positive 00 20h 20$	SUBLW	SUBLW Syntax: SUBWF f (d (a))

SUBWFB	Subtract	W from f with Bor	row	SWAPF	S	wap f		
Syntax:	SUBWFB	f {,d {,a}}		Syntax:	SI	WAPF f	{,d {,a}}	
Operands:	$0 \le f \le 255$			Operands:	0	≤ f ≤ 255		
	$d \in [0,1]$			•		∈ [0,1]		
Operations	$a \in [0,1]$ (f) - (W) -	(<u>C</u>) \ doot			а	∈ [0,1]		
Operation:	., . ,	• •		Operation:	,	,	dest<7:4>,	
Status Affected:	N, OV, C, E		5555	O	,	•	dest<3:0>	
Encoding:	0101		ffff	Status Affecte	ed: No	one	1	
Description:	from registe	and the Carry flag (ber 'f' (2's	oorrow)	Encoding:		0011	10da ff	ff ffff
	•	nt method). If 'd' is '0'	, the	Description:				oles of register
		ored in W. If 'd' is '1', t					anged. If 'd' is · W. If 'd' is '1',	•
	result is sto (default).	ored back in register 'l	ť			•	egister 'f' (defa	
	,	he Access Bank is se	elected.			-		nk is selected.
		he BSR is used to se	lect the			a'isʻ1', t PR bank		d to select the
	GPR bank	(default). Ind the extended instr	ruction				nd the extend	ed instruction
		led, this instruction of						ction operates
		Literal Offset Address	•				Literal Offset <i>l</i> never f ≤ 95 (5	•
		never f ≤ 95 (5Fh). Se					.2.3 "Byte-Or	,
		.2.3 "Byte-Oriented ed Instructions in In					ed Instruction	
	Literal Offs	set Mode" for details	i.		Li	teral Offs	set Mode" for	details.
Words:	1			Words:	1			
Cycles:	1			Cycles:	1			
Q Cycle Activity:				Q Cycle Acti	ivity:			
Q1	Q2	1	Q4	Q1	1	Q2	Q3	Q4
Decode	Read register 'f'		rite to tination	Deco		Read	Process	Write to
Example 1:			illation		re	gister 'f'	Data	destination
Before Instruc	SUBWFB	REG, 1, 0		Example:	CI	APF F	DEC 1 0	
REG	= 19h	(0001 1001)		<u> </u>		MPF F	REG, 1, 0	
W C	= 0Dh = 1	(0000 1101)		RE	nstruction G =	53h		
After Instruction		(0000 1011)		After Ins	struction			
REG ₩	= 0Ch = 0Dh	(0000 1011) (0000 1101)		RE	:G =	35h		
C Z	= 1 = 0							
N	= 0	; result is positive						
Example 2:	SUBWFB	REG, 0, 0						
Before Instruc REG	tion = 1Bh	(0001 1011)						
W	= 1Ah	(0001 1011)						
C After Instruction	= 0 on							
REG	= 1Bh	(0001 1011)						
W C	= 00h = 1							
Z N	= 1 = 0	; result is zero						
Example 3:	SUBWFB	REG, 1, 0						
Before Instruc		, ,						
REG W	= 03h = 0Eh	(0000 0011) (0000 1101)						
Ĉ	= 1	(0000 1101)						
After Instruction	on = F5h	(1111 0100)						
		; [2's comp]						
W C	= 0Eh = 0	(0000 1101)						
Ž N	= 0	; result is negative	2					
IN	= 1	, result is negative	5					

*+;

TBLRD Table Read

TBLRD (*; *+; *-; +*) Syntax:

Operands: Operation: if TBLRD *,

(Prog Mem (TBLPTR)) → TABLAT;

TBLPTR - No Change;

if TBLRD *+,

(Prog Mem (TBLPTR)) → TABLAT;

(TBLPTR) + 1 \rightarrow TBLPTR;

if TBLRD *-

(Prog Mem (TBLPTR)) → TABLAT;

 $(TBLPTR) - 1 \rightarrow TBLPTR;$

if TBLRD +*,

(TBLPTR) + 1 \rightarrow TBLPTR;

(Prog Mem (TBLPTR)) → TABLAT;

Status Affected: None

Encoding:

0000	0000	0000	10nn	1
			nn=0	*
			=1	*+
			=2	* -
			=3	+*

Description:

This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR

has a 2-Mbyte address range.

TBLPTR[0] = 0: Least Significant Byte of Program Memory

Word

TBLPTR[0] = 1: Most Significant Byte

of Program Memory

Word

The TBLRD instruction can modify the value

of TBLPTR as follows:

no change

post-increment

post-decrement

pre-increment

Words: Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (Continued) TBLRD

Example 1:

Before Instruction

TABLAT 55h 00A356h **TBLPTR** MEMORY (00A356h) 34h

After Instruction

TABLAT 34h **TBLPTR** 00A357h

Example 2: TBLRD +*

Before Instruction

TABLAT AAh TBLPTR MEMORY (01A357h) MEMORY (01A358h) 01A357h 12h 34h

After Instruction

TABLAT TBLPTR 01A358h

TBLWT	Table W	rite		
Syntax:	TBLWT (*	*; *+; *-; +*	')	
Operands:	None			
Operation:	if TBLWT* (TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TABLAT) (TBLPTR)	→ Holding - No Chan +, → Holding + 1 → TE -, → Holding - 1 → TE	ige; g Register BLPTR; g Register	 ,
	if TBLWT+ (TBLPTR) (TABLAT)	+ 1 → TE		··.
Status Affected:	None			
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*
Description:	to. The hoprogram the Memory (I "Flash Pr details on The TBLP each byte TBLPTR IT The LSb of byte of the access. TBLF The TBLW value of T • no char • post-inc	o determination of dete	ne which of the TABLA sters are used to section of the table	of the T is written ised to sam tion 6.0 or additional memory.) points to nory. The sess range. Its which ocation to significant of Program by Word if Program by Word in the second in the sec
Words:	1			
Cycles: Q Cycle Activity:	2			
	Q1	Q2	Q3	Q4
	Decode	No operation	No operation	No operation

TBLWT	Table Write	(Cor	ntinued)
Example 1:	TBLWT *+;		
(00A3	T R NG REGISTER 56h)	= = =	55h 00A356h FFh
TABLA TBLPT	R NG REGISTER	= = = =	55h 00A357h 55h
Example 2:	TBLWT +*;		
(01389 HOLDI (01389 After Instruc TABLAT HOLDI (01389	T R NG REGISTER PAh) NG REGISTER PBh) tion (table write T R NG REGISTER PSh) NG REGISTER PSh)	= = = = = = = = =	34h 01389Ah FFh FFh etion) 34h 01389Bh FFh 34h

No

No

operation operation

(Read TABLAT) No

No

operation (Write to Holding

Register)

TSTFSZ Test f, Skip if 0

Syntax: TSTFSZ f {,a} $0 \le f \le 255$ Operands:

 $a\in \left[0,1\right]$

Operation: skip if f = 0Status Affected: None

Encoding:

ffff ffff 0110 011a Description: If 'f' = 0, the next instruction fetched

> during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed**

Literal Offset Mode" for details.

Words: 1

Cycles: 1(2)

Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE TSTFSZ CNT, 1

> NZERO ZERO

Before Instruction

PC Address (HERE)

After Instruction

If CNT 00h,

Address (ZERO) # 00h.Address (NZERO)

XORLW Exclusive OR Literal with W

XORLW k Syntax: Operands: $0 \le k \le 255$ Operation: (W) .XOR. $k \rightarrow W$

Status Affected: N, Z

Encoding: 0000 1010 kkkk kkkk

Description: The contents of W are XORed with the 8-bit literal 'k'. The result is placed

in W.

Words: Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: XORLW 0AFh

Before Instruction

W B5h

After Instruction

W 1Ah

XORWF Exclusive OR W with f

Syntax: XORWF $f \{,d \{,a\}\}$

Operands: $0 \leq f \leq 255 \\ d \in [0,1]$

 $a \in [0,1]$ $a \in [0,1]$

Operation: (W) .XOR. (f) \rightarrow dest

Status Affected: N, Z

Encoding: 0001 10da ffff ffff

Description: Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back

in the register 'f' (default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: XORWF REG, 1, 0

Before Instruction

 $\begin{array}{ccc} \mathsf{REG} & = & \mathsf{AFh} \\ \mathsf{W} & = & \mathsf{B5h} \end{array}$

After Instruction

 $\begin{array}{lll} \mathsf{REG} & = & \mathsf{1Ah} \\ \mathsf{W} & = & \mathsf{B5h} \end{array}$

24.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F4321 family devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set (with the exception of CALLW, MOVSF and MOVSS) can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 24-3. Detailed descriptions are provided in **Section 24.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 24-1 (page 274) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

24.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASMTM Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

Mnemonic,		Description	Cycles	16-E	6-Bit Instruction Word			Status
Operar	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z_s , f_d	Move z _s (source) to 1st word	2	1110	1011	0zzz	zzzz	None
		f _d (destination)2nd word		1111	ffff	ffff	ffff	
MOVSS	z_s, z_d	Move z _s (source) to 1st word	2	1110	1011	1zzz	zzzz	None
		z _d (destination)2nd word		1111	xxxx	XZZZ	zzzz	
PUSHL	k	Store literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		decrement FSR2						
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		return						

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 315

24.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Lite	Add Literal to FSR					
Synta	ax:	ADDFSR	f, k					
Oper	ands:		$0 \le k \le 63$ $f \in [0, 1, 2]$					
Oper	ation:	FSR(f) + I	$k \rightarrow FSR(1)$	f)				
Statu	s Affected:	None	None					
Enco	ding:	1110	1000	ffk	k	kkkk		
Desc	ription:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.					
Words:		1	1					
Cycles:		1	1					
Q Cycle Activity:								
	Q1	Q2	Q3			Q4		
	Decode	Read	Proces	ss	V	/rite to		

Example: ADDFSR 2, 23h

literal 'k'

Data

FSR

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 0422h

ADDULNK	Add Literal to FSR2 and Return				
Syntax:	ADDULNK k				
Operands:	$0 \le k \le 63$				
Operation:	$FSR2 + k \rightarrow FSR2$,				
	$(TOS) \to PC$				
Status Affected:	None				
Encoding:	1110	1000	11kk	kkkk	
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:	1				

Q Cycle Activity:

Cycles:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction

FSR2 = 03FFhPC = 0100h

After Instruction

FSR2 = 0422hPC = (TOS)

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

CALLW Subroutine Call Using WREG

Syntax: **CALLW**

Operands: None

Operation: $(PC + 2) \rightarrow TOS$, $(W) \rightarrow PCL$,

 $(PCLATH) \rightarrow PCH$ $(PCLATU) \rightarrow PCU$

Status Affected: None

Encoding:

0000 0000 0001 0100

First, the return address (PC + 2) is Description pushed onto the return stack. Next, the

contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are

latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to

update W, Status or BSR.

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	PUSH PC to	No
	WREG	stack	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CALLW

Before Instruction

address (HERE)

PCLATH = 10h PCLATU = W = 00h 06h

After Instruction

PC 001006h

TOS address (HERE + 2) PCLATH = 10h

PCLATU =

MOVSF Move Indexed to f

Syntax: $\overline{\text{MOVSF}}$ [z_s], f_d $0 \le z_s \le 127$ Operands: $0 \le f_d \le 4095$

 $((FSR2) + z_s) \rightarrow f_d$ Operation:

Status Affected: None

Encoding:

1st word (source) 2nd word (destin.)

Description:

1110	1011	0zzz	ZZZZs
1111	ffff	ffff	ffffd

The contents of the source register are moved to destination register 'f_d'. The actual address of the source register is determined by adding the 7-bit literal offset 'zs' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f_d' in the second word. Both addresses can be anywhere in the 4096-byte data

space (000h to FFFh). The MOVSF instruction cannot use the

PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the

value returned will be 00h.

Words: 2 2 Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	No	No	Write
	operation	operation	register 'f'
	No dummy		(dest)
	read		

Example: MOVSF [05h], REG2

Before Instruction

FSR2 80h Contents of 85h 33h REG2 11h

After Instruction

FSR2 80h Contents 33h of 85h REG2 33h

MOVSS Move Indexed to Indexed

Syntax: MOVSS $[z_s]$, $[z_d]$ Operands: $0 \le z_s \le 127$ $0 \le z_d \le 127$

Operation: $((FSR2) + z_S) \rightarrow ((FSR2) + z_d)$

Status Affected: None

Encoding: 1st word (source) 2nd word (dest.) Description

1110	1011	1zzz	ZZZZs
1111	xxxx	XZZZ	zzzzd

The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ',

respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space

(000h to FFFh).

The ${\tt MOVSS}$ instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example: MOVSS [05h], [06h]

Before Instruction

FSR2 = 80h Contents of 85h = 33h Contents of 86h = 11h After Instruction

> FSR2 = 80h Contents

> of 85h = 33h Contents of 86h = 33h

PUSHL Store Literal at FSR2, Decrement FSR2

Syntax: PUSHL k

Operands: $0 \le k \le 255$ Operation: $k \to (FSR2)$,

 $FSR2 - 1 \rightarrow FSR2$

Status Affected: None

Description:

Encoding: 1111 1010 kkkk kkkk

memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values

The 8-bit literal 'k' is written to the data

onto a software stack.

Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read 'k'	Process	Write to
		data	destination

Example: PUSHL 08h

Before Instruction

FSR2H:FSR2L = 01ECh Memory (01ECh) = 00h

After Instruction

FSR2H:FSR2L = 01EBh Memory (01ECh) = 08h SUBFSR Subtract Literal from FSR

 $\label{eq:SUBFSR f, k} \text{SUBFSR f, k} \\ \text{Operands:} \qquad 0 \leq k \leq 63$

f ∈ [0, 1, 2]

Operation: $FSR(f-k) \to FSR(f)$

Status Affected: None

Encoding: 1110 1001 ffkk kkkk

Description: The 6-bit literal 'k' is subtracted from the contents of the FSR specified

by 'f'.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: SUBFSR 2, 23h

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 03DCh

SUBULNK Subtract Literal from FSR2 and Return

Syntax: SUBULNK k
Operands: $0 \le k \le 63$

Operation: $FSR2 - k \rightarrow FSR2$

 $(TOS) \rightarrow PC$

Status Affected: None

Description:

Encoding: 1110 1001 11kk kkkk

contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.

The instruction takes two cycles to execute; a \mathtt{NOP} is performed during the

The 6-bit literal 'k' is subtracted from the

second cycle.

This may be thought of as a special case of the $\verb"SUBFSR"$ instruction, where f = 3 (binary

'11'); it operates only on FSR2.

Words: 1
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
No	No	No	No
Operation	Operation	Operation	Operation

Example: SUBULNK 23h

Before Instruction

FSR2 = 03FFhPC = 0100h

After Instruction

FSR2 = 03DChPC = (TOS)

24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note: Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 5.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0) or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 24.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing mode.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing mode, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing.

24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F4321 family, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADD W to Indexed **ADDWF**

(Indexed Literal Offset mode)

Syntax: ADDWF [k] {,d}

Operands: $0 \le k \le 95$

 $d \in [0,1]$

Operation: (W) + ((FSR2) + k) \rightarrow dest

Status Affected: N, OV, C, DC, Z

Encoding: 0010 kkkk 01d0 kkkk

The contents of W are added to the Description: contents of the register indicated by

FSR2, offset by the value 'k'.

If 'd' is '0', the result is stored in W. If 'd'

is '1', the result is stored back in

register 'f' (default).

Words: Cycles: 1

Q Cycle Activity:

Q1 Q2 Q3 Q4 Read 'k' Write to Decode **Process** Data destination

Example: ADDWF [OFST] , 0

Before Instruction

W 17h **OFST** 2Ch FSR2 0A00h

Contents of 0A2Ch 20h

After Instruction

37h Contents

20h of 0A2Ch

Bit Set Indexed **BSF** (Indexed Literal Offset mode)

Syntax: BSF [k], b

 $0 \le f \le 95$ Operands: $0 \le b \le 7$

Operation: $1 \rightarrow ((FSR2) + k) < b >$

Status Affected: None

Encoding: 1000 bbb0 kkkk kkkk

Bit 'b' of the register indicated by FSR2, Description:

offset by the value 'k', is set.

Words: Cycles:

Q Cycle Activity:

Q1 Q2 Q3 Q4 Decode Process Write to Read destination register 'f Data

Example: BSF [FLAG OFST], 7

Before Instruction

FLAG_OFST 0Ah FSR2 0A00h Contents of 0A0Ah 55h

After Instruction

Contents

D5h of 0A0Ah

Set Indexed **SETF** (Indexed Literal Offset mode)

Syntax: SETF [k]

Operands: $0 \le k \le 95$

Operation: $FFh \rightarrow ((FSR2) + k)$

Status Affected: None

Encoding: 0110 1000 kkkk kkkk

Description: The contents of the register indicated by

FSR2, offset by 'k', are set to FFh.

Words: Cycles: 1

Q Cycle Activity:

Q4 Q1 Q2 Q3 Decode Process Read 'k' Write Data register

Example: SETF [OFST]

Before Instruction

OFST 2Ch FSR2 0A00h Contents of 0A2Ch 00h

After Instruction

Contents FFh of 0A2Ch

24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F4321 family family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

25.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC® and MCU devices. It debugs and programs PIC® and dsPIC® Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, low-voltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming™ (ICSP™) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart® battery management, Seevalæ evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest "Product Selector Guide" (DS00148) for the complete list of demonstration, development and evaluation kits.

26.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	
Voltage on any pin with respect to Vss (except VDD and MCLR)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD Σ IOH} + Σ {(VDD VOH) x IOH} + Σ (VOL x IOL)
 - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/RE3 pin, rather than pulling this pin directly to Vss.

† **NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 26-1: PIC18F2221/2321/4221/4321 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)






FIGURE 26-2: PIC18F2221/2321/4221/4321 VOLTAGE-FREQUENCY GRAPH (EXTENDED)







Note: VDDAPPMIN is the minimum voltage of the PIC[®] device in the application.

26.1 DC Characteristics: Supply Voltage

PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

PIC18LF2 (Indus		4221/4321		Standard Operating Conditions (unless otherwise stated) Operating temperature -40° C \leq TA \leq +85° C for industrial							
	221/2321/4 strial, Exter		Standard Operating Conditions (unless otherwise stated) Operating temperature -40° C \leq TA \leq +85 $^{\circ}$ C for industrial -40° C \leq TA \leq +125 $^{\circ}$ C for extended								
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
D001	VDD	Supply Voltage									
		PIC18LF2X21/4X21	2.0	_	5.5	V	HS, XT, RC and LP Oscillator mode				
		PIC18F2X21/4X21	4.2	_	5.5	V					
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5	_	_	V					
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	0.7	V	See section on Power-on Reset for details				
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See section on Power-on Reset for details				
	VBOR	Brown-out Reset Voltag	е	•		•					
D005		PIC18LF2X21/4X21									
		BORV1:BORV0 = 11	2.00	2.05	2.16	V					
		BORV1:BORV0 = 10	2.65	2.79	2.93	V					
D005		All devices									
		BORV1:BORV0 = 01	4.11	4.33	4.55	V					
		BORV1:BORV0 = 00	4.36	4.59	4.82	V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

PIC18LF22 (Indust	221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{ C}$ for industrial									
	21/2321/4221/4321 trial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units Conditions							
Power-Down Current (IPD) ⁽¹⁾											
	PIC18LF2X21/4X21	0.5	0.7	μΑ	-40° C	V== 0.0V					
		0.5	0.7	μΑ	+25° C	VDD = 2.0V (Sleep mode)					
		0.5	1.7	μΑ	+85° C	(Sieep mode)					
	PIC18LF2X21/4X21	0.6	0.9	μΑ	-40°C	VDD = 3.0V					
		0.6	0.9	μΑ	+25° C	(Sleep mode)					
		0.6	1.9	μΑ	+85° C	(Olcep mode)					
	All devices	0.9	2.0	μΑ	-40°C						
		0.9	2.0	μΑ	+25° C	VDD = 5.0V					
		0.9	6.5	μΑ	+85° C	(Sleep mode)					
	Extended devices only	7.5	50	μΑ	+125° C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2	221/2321/4221/4321 rial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial									
PIC18F222 (Indust	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended										
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) ⁽²⁾										
	PIC18LF2X21/4X21	13	15	μΑ	-40°C						
		13	15	μΑ	+25°C	VDD = 2.0V					
		13	15	μΑ	+85°C		Face 24 H.				
	PIC18LF2X21/4X21	41	45	μΑ	-40°C						
		34	35	μΑ	+25°C	VDD = 3.0V	FOSC = 31 kHz (RC RUN mode,				
		27	30	μΑ	+85°C		INTRC source)				
	All devices	104	115	μΑ	-40°C						
		86	95	μΑ	+25°C	VDD = 5.0V					
		67	75	μΑ	+85°C	J VDD = 3.0 V					
	Extended devices only	68	75	μΑ	+125℃						
	PIC18LF2X21/4X21	0.31	0.35	mA	-40℃						
		0.31	0.35	mA	+25°C	VDD = 2.0V					
		0.31	0.35	mA	+85°C						
	PIC18LF2X21/4X21	0.55	0.60	mA	-40℃]	F000 4 MH=				
		0.51	0.60	mA	+25°C	VDD = 3.0V	Fosc = 1 MHz (RC RUN mode,				
		0.47	0.60	mA	+85°C		INTOSC source)				
	All devices	1.0	1.1	mA	-40℃						
		0.94	1.05	mΑ	+25°C	VDD = 5.0V					
		0.88	0.95	mA	+85°C	J VDD = 3.0 V					
	Extended devices only	0.88	0.95	mA	+125°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- 3: Low-power Timer1 oscillator selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	221/2321/4221/4321 trial)			rating (ess otherwise sta 4 ≤ +85° C for indu							
	PIC18F2221/2321/4221/4321 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{ C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units	Conditions								
	Supply Current (IDD) ⁽²⁾												
	PIC18LF2X21/4X21	0.69	0.81	mA	-40°C								
		0.70	0.80	mA	+25°C	VDD = 2.0V							
		0.71	0.79	mA	+85°C		Fosc = 4 MHz (RC_RUN mode, INTOSC source)						
	PIC18LF2X21/4X21	1.17	1.25	mA	-40℃								
		1.15	1.25	mA	+25°C	VDD = 3.0V							
		1.14	1.25	mA	+85°C								
	All devices	2.24	2.35	mA	-40℃								
		2.20	2.30	mA	+25°C	VDD = 5.0V							
		2.16	2.30	mA	+85°C	VDD = 5.0 V							
	Extended devices only	2.18	2.30	mA	+125℃								
	PIC18LF2X21/4X21	3	5	μΑ	-40°C								
		3	5	μΑ	+25°C	VDD = 2.0V							
		3	5	μΑ	+85°C								
	PIC18LF2X21/4X21	4	6	μΑ	-40°C		Fosc = 31 kHz						
		5	7	μΑ	+25°C	VDD = 3.0V	(RC_IDLE mode,						
		5	7	μΑ	+85°C		INTRC source)						
	All devices	10	12	μΑ	-40°C	VDD = 5.0V							
		10	12	μΑ	+25°C								
		10	12	μΑ	+85°C								
	Extended devices only	17	25	μΑ	+125℃								

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2	221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial											
	PIC18F2221/2321/4221/4321 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units		Conditio	ns						
	Supply Current (IDD) ⁽²⁾												
İ	PIC18LF2X21/4X21	0.16	0.20	mA	-40℃								
		0.17	0.20	mA	+25°C	VDD = 2.0V							
		0.17	0.20	mA	+85°C		FOSC = 1 MHz (RC_IDLE mode,						
	PIC18LF2X21/4X21	0.22	0.25	mA	-40℃								
		0.24	0.30	mA	+25°C	VDD = 3.0V							
		0.25	0.30	mA	+85°C		INTOSC source)						
	All devices	0.41	0.45	mA	-40℃		,						
		0.42	0.45	mA	+25°C	VDD = 5.0V							
		0.43	0.45	mA	+85°C	VDD = 3.0 V							
	Extended devices only	0.45	0.50	mA	+125°C								
	PIC18LF2X21/4X21	0.31	0.40	mA	-40℃								
		0.33	0.40	mA	+25°C	VDD = 2.0V							
		0.34	0.40	mA	+85°C								
	PIC18LF2X21/4X21	0.48	0.75	mA	-40℃		Fosc = 4 MHz						
		0.50	0.75	mA	+25°C	VDD = 3.0V	(RC_IDLE mode,						
		0.52	0.75	mA	+85°C		INTOSC source)						
	All devices	0.91	1.00	mA	-40℃		,						
		0.93	1.05	mA	+25°C	VDD = 5.0V							
		0.96	1.10	mA	+85°C								
	Extended devices only	0.98	1.05	mA	+125°C								

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85° C for industrial										
	21/2321/4221/4321 trial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended										
Param No.	Device	Тур	Max	Units		Conditio	ns					
	Supply Current (IDD) ⁽²⁾											
	PIC18LF2X21/4X21	0.22	0.25	mA	-40℃							
		0.22	0.25	mA	+25°C	VDD = 2.0V						
		0.21	0.25	mA	+85°C							
	PIC18LF2X21/4X21	0.51	0.55	mA	-40℃		F					
		0.45	0.50	mA	+25°C	VDD = 3.0V	Fosc = 1 MHz (PRI_RUN ,					
		0.39	0.45	mA	+85°C		EC oscillator)					
	All devices	1.14	1.25	mA	-40℃		LO oscillator)					
		0.99	1.05	mA	+25°C	VDD = 5.0V						
		0.83	1.00	mA	+85°C	VU.6 = 0.0V						
	Extended devices only	0.80	0.90	mΑ	+125℃							
	PIC18LF2X21/4X21	0.61	0.75	mA	-40℃							
		0.61	0.75	mA	+25°C	VDD = 2.0V						
		0.61	0.75	mA	+85°C							
	PIC18LF2X21/4X21	1.13	1.50	mA	-40℃							
		1.10	1.50	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz (PRI_RUN ,					
		1.07	1.50	mA	+85°C		EC oscillator)					
	All devices	2.35	2.50	mA	-40℃							
		2.24	2.40	mA	+25°C	VDD = 5.0V						
		2.14	2.30	mA	+85°C	VDD = 3.0 V						
	Extended devices only	2.14	2.30	mΑ	+125℃							
	Extended devices only	9	15	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz					
		12	20	mA	+125℃	VDD = 5.0V	(PRI_RUN , EC oscillator)					
	All devices	14	22	mA	-40℃		,					
		14	22	mA	+25° C	VDD = 4.2V	F000 40 MII					
		16	22	mA	+85° C		Fosc = 40 MHz					
	All devices	17	20	mA	-40℃		(PRI_RUN , EC oscillator)					
		17	20	mA	+25° C	VDD = 5.0V	LO OSCIIIAIOI)					
		17	20	mΑ	+85° C							

Legend:

Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	2221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40 °C \leq TA \leq +85° °C for industrial											
	PIC18F2221/2321/4221/4321 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40\% \le TA \le +85\%$ C for industrial $-40\% C \le TA \le +125\%$ for extended									
Param No.	Тур	Max	Units		Conditio	ns							
	Supply Current (IDD) ⁽²⁾												
	All devices	8	16	mA	-40℃		F						
		7	16	mA	+25°C	VDD = 4.2V	Fosc = 4 MHz, 16 MHz internal						
		7	16	mA	+85°C	VDD = 4.2 V	(PRI_RUN HS+PLL)						
	Extended devices only	8	25	mA	+125°C		, ,						
	All devices	10	21	mA	-40℃								
		10	21	mA	+25°C	VDD = 5.0V	Fosc = 4 MHz, 16 MHz internal						
		10	21	mA	+85°C	VDD = 5.0V	(PRI_RUN HS+PLL)						
	Extended devices only	10	35	mA	+125°C		(: <u></u>)						
	All devices	17	35	mA	-40℃		Fosc = 10 MHz,						
		17	35	mA	+25°C	VDD = 4.2V	40 MHz internal						
		17	35	mA	+85°C	, _	(PRI_RUN HS+PLL)						
	All devices	23	40	mA	-40℃		Fosc = 10 MHz,						
		23	40	mA	+25°C	VDD = 5.0V	40 MHz internal						
		23	40	mA	+85°C		(PRI_RUN HS+PLL)						

Legend: Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- 3: Low-power Timer1 oscillator selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

DIQ 4 51 5 5		<u> </u>			21742217402		<u> </u>				
PIC18LF2	221/2321/4221/4321 trial)			rating (perature		ess otherwise start $4 \le +85^{\circ}$ C for industrial					
	21/2321/4221/4321 trial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD)(2)										
	PIC18LF2X21/4X21	51	65	μΑ	-40°C						
		54	70	μΑ	+25°C	VDD = 2.0V					
		60	105	μΑ	+85°C	1					
	PIC18LF2X21/4X21	83	90	μΑ	-40°C						
		88	95	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz (PRI_IDLE mode,				
		93	100	μΑ	+85°C	1	EC oscillator)				
	All devices	0.18	0.20	mA	-40℃		20 osomator)				
		0.18	0.20	mΑ	+25°C	\/DD					
		0.18	0.20	mΑ	+85°C	VDD = 5.0V					
	Extended devices only	0.19	0.22	mΑ	+125℃						
	PIC18LF2X21/4X21	0.21	0.25	mA	-40℃						
		0.22	0.25	mA	+25°C	VDD = 2.0V					
		0.23	0.25	mA	+85°C						
	PIC18LF2X21/4X21	0.35	0.40	mA	-40°C						
		0.36	0.40	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz (PRI_IDLE mode,				
		0.37	0.40	mA	+85°C		EC oscillator)				
	All devices	0.69	0.75	mA	-40℃		20 000				
		0.70	0.78	mA	+25°C	VDD = 5.0V					
		0.72	0.90	mA	+85°C	VDD = 3.0 V					
	Extended devices only	0.74	0.80	mA	+125℃						
	Extended devices only	3.7	4.0	mA	+125℃	VDD = 4.2V	Fosc = 25 MHz				
		4.6	5.0	mA	+125°C	VDD = 5.0V	(PRI_IDLE mode, EC oscillator)				
	All devices	6.0	16	mA	-40°C	VDD = 4.2V	,				
		6.2	16	mA	+25°C		Face 40 MH				
		6.6	16	mA	+85°C		FOSC = 40 MHz (PRI_IDLE mode,				
	All devices	6.8	7.0	mA	-40℃		EC oscillator)				
		7.0	7.2	mA	+25° C	VDD = 5.0V	LO Oscillator)				
		7.1	7.3	mA	+85° C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss; MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	2221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40\% \le TA \le +85\%$ C for industrial										
	221/2321/4221/4321 trial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended										
Param No.	Device	Тур	Max	Units		Conditio	ns					
	Supply Current (IDD) ⁽²⁾											
	PIC18LF2X21/4X21	12	15	μΑ	-40°C							
		13	15	μΑ	+25°C	VDD = 2.0V						
		13	15	μΑ	+85°C							
	PIC18LF2X21/4X21	40	45	μΑ	-40°C		Fosc = 32 kHz ⁽³⁾					
		33	45	μΑ	+25°C	VDD = 3.0V	(SEC_RUN mode, Timer1 as clock)					
		27	45	μΑ	+85°C							
	All devices	101	115	μΑ	-40°C							
		83	95	μΑ	+25°C	VDD = 5.0V						
		65	70	μΑ	+85°C							
	PIC18LF2X21/4X21	2.5	3.6	μΑ	-40°C							
		3.0	3.9	μΑ	+25°C	VDD = 2.0V						
		3.5	4.3	μΑ	+85°C							
	PIC18LF2X21/4X21	3.9	5.5	μΑ	-40°C		Fosc = 32 kHz ⁽³⁾					
		4.5	5.8	μΑ	+25°C	VDD = 3.0V	(SEC_IDLE mode, Timer1 as clock)					
		5.2	6.2	μΑ	+85°C							
	All devices	7.5	9.5	μΑ	-40°C							
		8.0	9.5	μΑ	+25°C	VDD = 5.0V						
		8.6	9.9	μΑ	+85°C							

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F2221/2321/4221/4321 (Industrial)

PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2	221/2321/4221/4321		rd Ope	rating (Conditions (unles		ted)					
PIC18F22	21/2321/4221/4321 trial, Extended)	Standa		rating (Conditions (unles e -40°C ≤ TA		ted) strial					
Param No.	Device	Тур	Max	Units		Conditio	ns					
	Module Differential Currer	its (Δ IWDT, Δ IBOR, Δ ILVD, Δ IOSCB, Δ IAD)										
D022	Watchdog Timer	1.6	1.9	μΑ	-40°C							
$(\Delta IWDT)$		1.6	1.8	μΑ	+25°C	VDD = 2.0V						
		1.5	1.7	μΑ	+85°C							
		2.3	2.8	μΑ	-40°C							
		2.2	2.6	μΑ	+25°C	VDD = 3.0V						
		2.1	2.4	μΑ	+85°C							
		3.4	4.1	μΑ	-40°C							
		3.9	4.6	μΑ	+25°C	VDD = 5.0V						
		4.4	5.2	μΑ	+85°C	VDU = 5.0V						
		4.5	5.2	μΑ	+125° C							
D022A	Brown-out Reset ⁽⁴⁾	34	45	μΑ	-40°C to +85°C	VDD = 3.0V						
$(\Delta IBOR)$		40	50	μΑ	-40°C to +85°C	VDD = 5.0V						
		42	50	μΑ	-40°C to +125℃	VDD = 3.0 V						
D022B	High/Low-Voltage	23	35	μΑ	-40°C to +85°C	VDD = 2.0V						
(∆llvd)	Detect ⁽⁴⁾	23	35	μΑ	-40°C to +85°C	VDD = 3.0V						
		28	35	μΑ	-40°C to +85°C	VDD = 5.0V						
		30	40	μΑ	-40°C to +125℃	VDD = 5.0V						
D025	Timer1 Oscillator	2.1	4.5	μΑ	-40°C							
(∆loscb)		1.8	4.5	μΑ	+25°C	VDD = 2.0V						
		2.1	4.5	μΑ	+85°C							
		2.2	6.0	μΑ	-40°C		32 kHz Tuning Fork					
		2.6	6.0	μΑ	+25°C	VDD = 3.0V	Crystal on Timer1					
		2.9	6.0	μΑ	+85°C		Oscillator ⁽³⁾					
		3.0	8.0	μΑ	-40°C							
		3.2	8.0	μΑ	+25°C	VDD = 5.0V						
		3.4	8.0	μΑ	+85°C							
D026	A/D Converter	1.0	2.0	μΑ	-40°C to +85°C	VDD = 2.0V						
(∆IAD)		1.0	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting					
		1.0	2.0	μΑ	-40°C to +85°C	VDD = 5.0V						
		2.0	8.0	μΑ	-40°C to +125℃	V DD - 0.0 V						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or Vss; MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

DC CHA	ARACTE	RISTICS				(unless otherwise stated) A ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15 VDD	V	VDD < 4.5V
D030A			_	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	0.2 VDD	V	
D032		MCLR	Vss	0.2 VDD	V	
D033		OSC1	Vss	0.3 VDD	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 VDD	V	RC, EC modes ⁽¹⁾
D033B		OSC1	Vss	0.3	V	XT, LP modes
D034		T13CKI	Vss	0.3	V	
	VIH	Input High Voltage				
		I/O ports:				
D040		with TTL buffer	0.25 VDD + 0.8V	VDD	V	VDD < 4.5V
D040A			2.0	VDD	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer	0.8 VDD	VDD	V	
D042		MCLR	0.8 VDD	VDD	V	
D043		OSC1	0.7 VDD	VDD	V	HS, HSPLL modes
D043A		OSC1	0.8 VDD	VDD	V	EC mode
D043B		OSC1	0.9 VDD	VDD	V	RC mode ⁽¹⁾
D043C D044		OSC1 T13CKI	1.6 1.6	VDD VDD	V	XT, LP modes
D044	lıL	Input Leakage Current ^(2,3)	1.0	VDD	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
D060		I/O ports	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D061		MCLR	_	±5	μA	Vss ≤ VPIN ≤ VDD
D063		OSC1	_	±5	μA	Vss ≤ VPIN ≤ VDD
	IPU	Weak Pull-up Current		-	<u> </u>	
D070	IPURB	PORTB weak pull-up current	50	400	μΑ	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC® device be driven with an external clock while in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

26.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	_	0.6	V	IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$		
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	_	0.6	V	IOL = 1.6 mA, $VDD = 4.5V$, $-40^{\circ}C$ to $+85^{\circ}C$		
	Vон	Output High Voltage ⁽³⁾						
D090		I/O ports	VDD - 0.7	_	V	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C		
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	VDD - 0.7	_	V	IOH = -1.3 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ C		
		Capacitive Loading Specs on Output Pins						
D100	Cosc ₂	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Cio	All I/O pins and OSC2 (in RC mode)	_	50	pF	Maximum that allows the AC Timing Specifications to be met		
D102	Св	SCL, SDA	_	400	pF	Maximum bus capacitance permitted by I ² C [™] Specification		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC® device be driven with an external clock while in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS

DC CHA	ARACTE	ERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial						
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions		
		Data EEPROM Memory							
D120	ED	Byte Endurance	1M	10M	_	E/W	-40°C to +85°C		
D121	VDRW	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write, VMIN = Minimum operating voltage		
D122	TDEW	Erase/Write Cycle Time		4	_	ms			
D123	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated		
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	100K	1M	_	E/W	-40° C to +85° C		
D125	IDDP	Supply Current during Programming	_	10	_	mA			
		Program Flash Memory							
D130	ЕP	Cell Endurance	10K	100K	_	E/W	-40°C to +85°C		
D131	VPR	VDD for Read	VMIN	_	5.5	V	VMIN = Minimum operating voltage		
D132	VIE	VDD for Block Erase	3.0	_	5.5	V	Using ICSP™ port, 25°C		
D132B	VPEW	VDD for Self-Timed Write	VMIN	_	5.5	V	VMIN = Minimum operating voltage		
D133A	Tıw	Self-Timed Write Cycle Time	_	2	_	ms			
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	1	mA			

[†] Data in "Typ" column is at 5.0V, 25℃ unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to **Section 7.7 "Using the Data EEPROM"** for a more detailed discussion on data EEPROM endurance.

TABLE 26-2: COMPARATOR SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 5.5V, $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated). **Param** Characteristics Min Units Comments Sym Тур Max No. D300 Vioff Input Offset Voltage ±5.0 ±10 m۷ D301 VICM Input Common Mode Voltage 0 VDD - 1.5V D302 **CMRR** Common Mode Rejection Ratio 55 dΒ Response Time(1) PIC18FXXXX 300 TRESP 150 400 ns 300A 150 600 PIC18LFXXXX, ns VDD = 2.0V301 TMC2OV Comparator Mode Change to 10 μs Output Valid

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Operating Conditions: $3.0 \text{V} < \text{VDD} < 5.5 \text{V}$, $-40^{\circ}\text{C} < \text{TA} < +85^{\circ}\text{C}$ (unless otherwise stated).											
Param No.	Sym	Sym Characteristics Min Typ Max Units Comments										
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb						
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb						
D312	VRur	Unit Resistor Value (R)	_	2k	_	Ω						
310	TSET	Settling Time ⁽¹⁾	_	_	10	μs						

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

FIGURE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operatir	ng tempera	ature -40° C \leq TA \leq +85°	C for industria	I				
Param No.	Symbol	Characteris	tic	Min	Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD		2.06	2.17	2.28	V	
		Transition High to Low	LVV = 0001	2.12	2.23	2.34	V	
			LVV = 0010	2.24	2.36	2.48	V	
			LVV = 0011	2.32	2.44	2.56	V	
			LVV = 0100	2.47	2.60	2.73	V	
			LVV = 0101	2.65	2.79	2.93	V	
		LVV = 0110	2.74	2.89	3.04	V		
			LVV = 0111	2.96	3.12	3.28	V	
			LVV = 1000	3.22	3.39	3.56	V	
			LVV = 1001	3.37	3.55	3.73	V	
			LVV = 1010	3.52	3.71	3.90	V	
			LVV = 1011	3.70	3.90	4.10	V	
			LVV = 1100	3.90	4.11	4.32	V	
			LVV = 1101	4.11	4.33	4.55	V	
			LVV = 1110	4.36	4.59	4.82	V	
			LVV = 1111	1.10	1.20	1.30	V	HLVDIN input/internal reference voltage

26.4 AC (Timing) Characteristics

26.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2ppS	}	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
cc	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	T0CKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I ² C s	pecifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-5 specifies the load conditions for the timing specifications.


Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2221/2321/4221/4321 and PIC18LF2221/2321/4221/4321 families of devices specifically and only those devices.

TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +85°C for industrial
Operating voltage VDD range as described in DC spec Section 26.1 and
Section 26.3.
LF parts operate for industrial temperatures only.

Note:

FIGURE 26-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 26-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency(1)	DC	1	MHz	XT, RC Oscillator mode
			DC	25	MHz	HS Oscillator mode
			DC	50	kHz	LP Oscillator mode
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	1000	_	ns	XT, RC Oscillator mode
			40	_	ns	HS Oscillator mode
			32	_	μs	LP Oscillator mode
		Oscillator Period ⁽¹⁾	250		ns	RC Oscillator mode
			_	1	μs	XT Oscillator mode
			_	40	ns	HS Oscillator mode
			_	20	μs	LP Oscillator mode
2	TCY	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, Industrial
			160		ns	Tcy = 4/Fosc, Extended
3	TosL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μs	LP Oscillator mode
			10	_	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	_	20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	_	50	ns	LP Oscillator mode
			_	7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13	Δ CLK	CLKO Stability (Jitter)	-2	_	+2	%	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY
PIC18F2221/2321/4221/4321 (INDUSTRIAL)
PIC18LF2221/2321/4221/4321 (INDUSTRIAL)

	F2221/2321/4221/4321 ustrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40\% \le TA \le +85\%$ for industrial							
	2221/2321/4221/4321 ustrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85° C for industrial							
Param No.	Device	Min	Тур	Max	Units	Conc	litions			
	INTOSC Accuracy @ Freq = 8 MHz	, 4 MHz,	4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz ⁽¹⁾							
	PIC18LF2221/2321/4221/4321	-2	+/-1	2	%	+25° C	VDD = 2.0-5.5V			
		-5	_	5	%	-10℃ to +85° C	VDD = 2.0-5.5V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.0-5.5V			
	PIC18F2221/2321/4221/4321	-2	+/-1	2	%	+25° C	VDD = 4.2-5.5V			
		-5	1	5	%	-10° C to +85° C	VDD = 4.2-5.5V			
		-10	+/-1	10	%	-40° C to +85° C	VDD = 4.2-5.5V			
	INTRC Accuracy @ Freq = 31 kHz ^{(;}	2,3)								
	PIC18LF2221/2321/4221/4321	26.562		35.938	kHz	-40° C to +85° C	VDD = 2.0-5.5V			
	PIC18F2221/2321/4221/4321	26.562	_	35.938	kHz	-40° C to +85° C	VDD = 4.2-5.5V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25℃. OSCTUNE register can be used to compensate for temperature drift.

- 2: INTRC frequency after calibration.
- 3: Change of INTRC frequency as VDD changes.

Q1 Q2 Q3 Q4 OSC₁ CLKO I/O pin (Input) I/O pin (Output) New Value Old Value Refer to Figure 26-5 for load conditions. Note:

FIGURE 26-7: CLKO AND I/O TIMING

TABLE 26-9: CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓		_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		_	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		_	35	100	ns	(Note 1)
13	TckF	CLKO Fall Time		_	35	100	ns	(Note 1)
14	TckL2ioV	CLKO ↓ to Port Out Valid		_	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKC) ↑	0.25 Tcy + 25	_	_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO 1	`	0	_	_	ns	(Note 1)
17	TosH2ioV	OSC1 ↑ (Q1 cycle) to Po	rt Out Valid	_	50	150	ns	
18	TosH2ioI	OSC1 ↑ (Q2 cycle) to	PIC18FXXXX	100	_	_	ns	
18A		Port Input Invalid (I/O in hold time)	PIC18 LF XXXX	200	_	_	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1 1	(I/O in setup time)	0	_	_	ns	
20	TioR	Port Output Rise Time	PIC18FXXXX	_	10	25	ns	
20A			PIC18 LF XXXX	_	_	60	ns	VDD = 2.0V
21	TioF	Port Output Fall Time PIC18FXXXX		_	10	25	ns	
21A		PIC18 LF XXXX		_	_	60	ns	VDD = 2.0V
22†	TINP	INT pin High or Low Time		Tcy	_	_	ns	
23†	TRBP	RB7:RB4 Change INT Hi	gh or Low Time	Tcy	_	_	ns	

[†] These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 349

FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 26-9: BROWN-OUT RESET TIMING




TABLE 26-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol			Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_		μs	
31	TWDT	Watchdog Timer Time-out Period (no postscaler)	3.56	4.19	4.82	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	57	67	77	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	2	_	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	_	μs	VDD ≤ BVDD (see D005)
36	TIRVST	Time for Internal Reference Voltage to become Stable	_	20	50	μs	
37	TLVD	High/Low-Voltage Detect Pulse Width	200	_	_	μs	VDD ≤ VLVD
38	TCSD	CPU Start-up Time	_	10	_	μs	
39	TIOBST	Time for INTOSC to Stabilize	_	1	_	μs	

T0CKI T1OSO/T13CKI TMR0 or TMR1 Note: Refer to Figure 26-5 for load conditions.

FIGURE 26-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 26-11: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic	С	Min	Max	Units	Conditions
40	Tt0H	T0CKI High	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
41	Tt0L	T0CKI Low	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
42	Tt0P	T0CKI Peri	od	No prescaler	Tcy + 10	_	ns	
			V		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T13CKI	Synchronous, no	prescaler	0.5 Tcy + 20	_	ns	
		High Time	Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18 LF XXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18 LF XXXX	50	_	ns	VDD = 2.0V
46	Tt1L	T13CKI Low Time	Synchronous, no	prescaler	0.5 Tcy + 5	_	ns	
			Synchronous, with prescaler	PIC18FXXXX	10	_	ns	
				PIC18 LF XXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30	_	ns	
				PIC18 LF XXXX	50	_	ns	VDD = 2.0V
47	Tt1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	Ft1	T13CKI Os	cillator Input Frequency Range		DC	50	kHz	
48	Tcke2tmrl	Delay from Timer Incre	External T13CKI (Clock Edge to	2 Tosc	7 Tosc		

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 351

FIGURE 26-11: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)




TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	С	haracteristi	С	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescal	er	0.5 Tcy + 20		ns	
		Time	With	PIC18FXXXX	10	_	ns	
	presca		prescaler	PIC18 LF XXXX	20	-	ns	VDD = 2.0V
51	TccH	CCPx Input	No prescale	er	0.5 Tcy + 20	_	ns	
	High Time	High Time	With	PIC18FXXXX	10	_	ns	
			prescaler	PIC18 LF XXXX	20	_	ns	VDD = 2.0V
52	TccP	CCPx Input Perio	od		3 Tcy + 40 N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	II Time	PIC18FXXXX	_	25	ns	
				PIC18 LF XXXX		45	ns	VDD = 2.0V
54	TccF	CCPx Output Fal	II Time	PIC18FXXXX		25	ns	
				PIC18 LF XXXX	_	45	ns	VDD = 2.0V

RE2/CS RE0/RD RE1/WR RD7:RD0 Note: Refer to Figure 26-5 for load conditions.

FIGURE 26-12: PARALLEL SLAVE PORT TIMING (PIC18F4221/4321)

TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4221/4321)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before WR ↑ or CS ↑ (setup time)			_	ns	
63	TwrH2dtl	1 11/1 11/2 \	PIC18FXXXX	20	_	ns	
			PIC18 LF XXXX	35	_	ns	VDD = 2.0V
64	TrdL2dtV	RD ↓ and CS ↓ to Data–Out Valid		_	80	ns	
65	TrdH2dtl	RD ↑ or CS ↓ to Data–Out Invalid		10	30	ns	
66	TibfINH	Inhibit of the IBF Flag bit being Cleared from WR ↑ or CS ↑		_	3 Tcy		

Preliminary © 2007 Microchip Technology Inc. DS39689E-page 353




FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 26-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input	SS ↓ to SCK ↓ or SCK ↑ Input		_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100	_	ns	
75	TdoR	SDO Data Output Rise Time	DO Data Output Rise Time PIC18FXXXX		25	ns	
			PIC18 LF XXXX	_	45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		_	25	ns	
78	TscR	scR SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode)	PIC18 LF XXXX	_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)			25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX		50	ns	
	TscL2doV	SCK Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V

Note 1: Requires the use of Parameter #73A.

^{2:} Only if Parameter #71A and #72A are used.





FIGURE 26-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 26-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100	_	ns	
75	TdoR	SDO Data Output Rise Time	a Output Rise Time PIC18FXXXX		25	ns	
			PIC18 LF XXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time	•	_	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode)	PIC18 LF XXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Maste	SCK Output Fall Time (Master mode)		25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	_	50	ns	
	TscL2doV	SCK Edge	PIC18 LF XXXX		100	ns	VDD = 2.0V
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SO	CK Edge	Tcy	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.



EXAMPLE SPI SLAVE MODE TIMING (CKE = 0) FIGURE 26-15:

TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input	5 ↓ to SCK ↓ or SCK ↑ Input		1	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Ed	dge	100	_	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the First Cloc	k Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	CR SCK Output Rise Time (Master mode)	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX		45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		_	25	ns	
80	TscH2doV,	2doV, SDO Data Output Valid after SCK Edge	PIC18FXXXX	_	50	ns	
	TscL2doV		PIC18 LF XXXX		100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

Only if Parameter #71A and #72A are used.




FIGURE 26-16: **EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)**

TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input	CK ↓ or SCK ↑ Input		1	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	1	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK	100	_	ns		
75	TdoR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX		45	ns	VDD = 2.0V
76	TdoF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedand	ce	10	50	ns	
78	TscR	CR SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode)	PIC18 LF XXXX	_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode	e)	_	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX	_	50	ns	
	TscL2doV	V Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V
82	TssL2doV	.2doV SDO Data Output Valid after SS ↓	PIC18FXXXX	_	50	ns	
		Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	•	1.5 Tcy + 40		ns	

Note 1: Requires the use of Parameter #73A.

Only if Parameter #71A and #72A are used.

FIGURE 26-17: I²C™ BUS START/STOP BITS TIMING




TABLE 26-18: I²C™ BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		

FIGURE 26-18: I²C™ BUS DATA TIMING




TABLE 26-19: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	THIGH	Clock High Time	100 kHz mode	4.0	_	μs	
			400 kHz mode	0.6	_	μs	
			MSSP Module	1.5 TcY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	
			400 kHz mode	1.3	_	μs	
			MSSP Module	1.5 TcY	_		
102	TR	SDA and SCL Rise	100 kHz mode	_	1000	ns	
		Time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	_	300	ns	
		Time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	Tsu:sta	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
		Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT		100 kHz mode	250		ns	(Note 2)
		Time	400 kHz mode	100	I	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	l	μs	
		Setup Time	400 kHz mode	0.6		μs	
109	TAA	Output Valid from	100 kHz mode	_	3500	ns	(Note 1)
		Clock	400 kHz mode	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Св	Bus Capacitive Load	ding	_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

FIGURE 26-19: MASTER SSP I²C™ BUS START/STOP BITS TIMING WAVEFORMS




TABLE 26-20: MASTER SSP I²C™ BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			

Note 1: Maximum pin capacitance = 10 pF for all I^2 C pins.

FIGURE 26-20: MASTER SSP I²C™ BUS DATA TIMING




TABLE 26-21: MASTER SSP I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
100	THIGH	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
102	Tr	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
103	TF	SDA and SCL	100 kHz mode	_	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
106	THD:DAT	Data Input	100 kHz mode	0	_	ns		
		Hold Time	400 kHz mode	0	0.9	ms		
107	TSU:DAT	Data Input	100 kHz mode	250		ns	(Note 2)	
		Setup Time	400 kHz mode	100		ns		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms		
109	TAA	Output Valid	100 kHz mode	_	3500	ns		
		from Clock	400 kHz mode	_	1000	ns		
			1 MHz mode ⁽¹⁾	_		ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free	
			400 kHz mode	1.3	_	ms	before a new transmissio can start	
D102	Св	Bus Capacitive Lo	oading		400	pF		

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.

FIGURE 26-21: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 26-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXXXX		40	ns	
			PIC18 LF XXXX	_	100	ns	VDD = 2.0V
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
	(Master mode)		PIC18 LF XXXX	_	50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
			PIC18 LF XXXX	_	50	ns	VDD = 2.0V

FIGURE 26-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 26-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data Hold before CK ↓ (DT hold time)	10	_	ns	
126	TckL2dtl	Data Hold after CK ↓ (DT hold time)	15	_	ns	

TABLE 26-24: A/D CONVERTER CHARACTERISTICS: PIC18F2221/2321/4221/4321 (INDUSTRIAL) PIC18LF2221/2321/4221/4321 (INDUSTRIAL)

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	_		10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	_		<±1	LSb	ΔVREF ≥ 3.0V
A04	EDL	Differential Linearity Error	_	_	<±1	LSb	ΔVREF ≥ 3.0V
A06	Eoff	Offset Error	_	_	<±1.5	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	_	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	_	Monotonicity	Gı	uarantee	d ⁽¹⁾	_	VSS ≤ VAIN ≤ VREF
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	1.8 3	_	_ _	V	VDD < 3.0V VDD ≥ 3.0V
A21	VREFH	Reference Voltage High	_		VDD + 3.0V	V	
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_	_	V	
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_		2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾			5 150	μA μA	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

^{2:} VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

FIGURE 26-23: A/D CONVERSION TIMING




TABLE 26-25: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXXXX	0.7	25.0 ⁽¹⁾	μs	Tosc based, VREF ≥ 3.0V
			PIC18 LF XXXX	1.4	25.0 ⁽¹⁾	μs	VDD = 2.0V; Tosc based, VREF full range
			PIC18FXXXX	TBD	1	μs	A/D RC mode
			PIC18 LF XXXX	TBD	3	μs	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition	on time) ⁽²⁾	11	12	TAD	
132	TACQ	Acquisition Time ⁽³⁾		1.4	_	μs	-40°C to +85°C
				TBD	_	μs	$0^{\circ}\text{C} \le \text{to} \le +85^{\circ}\text{C}$
135	Tswc	Switching Time from C	onvert → Sample		(Note 4)		
136	TDIS	Discharge Time	_	0.2	_	μs	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES register may be read on the following TcY cycle.
- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω.
- **4:** On the following cycle of the device clock.

27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



Example



28-Lead SOIC



Example



28-Lead QFN



Example



28-Lead SSOP



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

28.1 Package Marking Information (Continued)

40-Lead PDIP



Example




44-Lead QFN



Example



44-Lead TQFP




Example



28-Lead Skinny Plastic Dual In-Line (SP or PJ) - 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	_	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO or OI) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
Di	mension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	_	_	2.65	
Molded Package Thickness	A2	2.05	_	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	ф	O	_	8°	
Lead Thickness	С	0.18	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimer	nsion Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

ote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		0.65 BSC			
Overall Height	Α	_	_	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	_	-		
Overall Width	Е	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	_	0.25		
Foot Angle	ф	o	4°	8°		
Lead Width	b	0.22	_	0.38		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

40-Lead Plastic Dual In-Line (P or PL) - 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		.100 BSC	
Top to Seating Plane	A	_	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	_	_	.700

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B


44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











	Units		MILLIMETERS	3
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Mold Draft Angle Top

Mold Draft Angle Bottom

© 2007 Microchip Technology Inc. Preliminary DS39689E-page 375

11°

11°

α

β

12°

12°

13°

13°

NOTES:

Preliminary

APPENDIX A: REVISION HISTORY

Revision A (July 2005)

Original data sheet for PIC18F2221/2321/4221/4321 devices.

Revision B (August 2006)

Updated Section 26.0 "Electrical Characteristic".

Revision C (October 2006)

This revision includes updates to the packaging diagrams.

Revision D (January 2007)

This revision includes updates to the packaging diagrams.

Revision E (February 2007)

This revision includes updates to the packaging diagrams.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F2221	PIC18F2321	PIC18F4221	PIC18F4321
Program Memory (Bytes)	4096	8192	4096	8192
Program Memory (Instructions)	2048	4096	2048	4096
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (PSP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	10 input channels	10 input channels	13 input channels	13 input channels
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

The PIC18F4321 family of devices is functionally the same as the PIC18F4320 family. Code written for a PIC18F4320 will generally work on a PIC18F4321 with few or no changes.

The following is a list of changes the user should be aware of when migrating an application from the PIC18F4320 to the PIC18F4321. Code written for the PIC18F4321 may not run as expected due to these differences.

- Entry to power-managed modes has changed. Modifying the SCS1:SCS0 bits (OSCCON<1:0>) immediately changes the current clock source. It is not necessary to execute a SLEEP instruction to change clock sources. Refer to Section 3.1.2 "Entering Power-Managed Modes" for details.
- 2. Exit from power-managed modes has changed. A WDT wake or interrupt does not cause an automatic return to PRI_RUN mode. The controller will execute code while continuing to use the current clock source. If the controller was operating in RC_IDLE or RC_RUN mode, an interrupt will cause entry to RC_RUN mode until code selects another power-managed mode. Refer to Section 3.4 "Idle Modes" for details.
- The extended instruction set can be configured as enabled using the XINST bit (CONFIG4L<6>). The access memory map is also modified when the extended instruction set is enabled. Refer to Section 5.5 "Data Memory and the Extended Instruction Set" and Section 24.2 "Extended Instruction Set" for details.
- There may also be changes to the electrical specifications. Refer to Section 26.0 "Electrical Characteristics" for details.

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442". The changes discussed, while device specific, are generally applicable to all mid-range to Enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18CXXX Migration".

This Application Note is available as Literature Number DS00726.

NOTES:

INDEX

A		BF	
A/D	227	BF Status Flag	195
A/D Converter Interrupt, Configuring		Block Diagrams	
Acquisition Requirements		A/D	
ADCON0 Register		Analog Input Model	
ADCON1 Register		Baud Rate Generator	
ADCON2 Register		Capture Mode Operation	141
ADRESH Register		Comparator Analog Input Model	241
ADRESL Register		Comparator I/O Operating Modes	238
Analog Port Pins, Configuring		Comparator Output	240
Associated Registers		Comparator Voltage Reference	244
Calculating the Minimum Required	200	Comparator Voltage Reference	
Acquisition Time	232	Output Buffer Example	245
Configuring the Module		Compare Mode Operation	
Conversion Clock (TAD)		Device Clock	29
Conversion Requirements		Enhanced PWM	149
Conversion Status (GO/DONE Bit)		EUSART Receive	219
Conversions		EUSART Transmit	216
Converter Characteristics		External Power-on Reset Circuit	
Discharge		(Slow VDD Power-up)	43
Operation in Power-Managed Modes		Fail-Safe Clock Monitor	266
Selecting and Configuring Acquisition Time		Generic I/O Port	105
Special Event Trigger (CCP)		High/Low-Voltage Detect with	
Special Event Trigger (ECCP)		External Input	248
Use of the CCP2 Trigger		HSPLL	25
Absolute Maximum Ratings		Interrupt Logic	92
AC (Timing) Characteristics		INTOSC and PLL	26
Load Conditions for Device	545	MSSP (I ² C Master Mode)	189
Timing Specifications	246	MSSP (I ² C Mode)	170
<u> </u>		MSSP (SPI Mode)	
Parameter Symbology		On-Chip Reset Circuit	
Temperature and Voltage Specifications		PIC18F2221/2321	10
Timing Conditions AC Characteristics	346	PIC18F4221/4321	11
	240	PORTD and PORTE (Parallel Slave Port)	120
Internal RC Accuracy	340	PWM Operation (Simplified)	
Access Bank Manning with Indexed Literal Offset		Reads from Flash Program Memory	
Mapping with Indexed Literal Offset	71	Single Comparator	
Addressing Mode		Table Read Operation	73
ACKSTAT Status Flog		Table Write Operation	
ACKSTAT Status FlagADCON0 Register		Table Writes to Flash Program Memory	
		Timer0 in 16-Bit Mode	
GO/DONE Bit		Timer0 in 8-Bit Mode	124
ADCON1 RegisterADCON2 Register		Timer1	128
9		Timer1 (16-Bit Read/Write Mode)	128
ADDI W	310	Timer2	134
ADDULNK	279	Timer3	136
-		Timer3 (16-Bit Read/Write Mode)	136
ADDWFC	-	Watchdog Timer	
ADDECLE Serietes		BN	
ADRESH Register		BNC	283
ADRESL Register	227, 230	BNN	283
Analog-to-Digital Converter. See A/D.	000	BNOV	
ANDLW		BNZ	
ANDWF	281	BOR. See Brown-out Reset.	
Assembler	004	BOV	287
MPASM Assembler		BRA	
Auto-Wake-up on Sync Break Character	220	Break Character (12-Bit) Transmit	
В		and Receive	221
	50	BRG. See Baud Rate Generator.	== 1
Bank Select Register (BSR)		Brown-out Reset (BOR)	41
Baud Rate Generator		Detecting	
BC		Disabling in Sleep Mode	
BCF	282	Software Enabled	
		OUTTO ETIADIOU	74

BSF	285	COMF	290
BTFSC	286	Comparator	
BTFSS	286	Analog Input Connection Considerations	
BTG	287	Associated Registers	
BZ	288	Configuration	
		Effects of a Reset	
С		Interrupts	240
C Compilers		Operation	239
MPLAB C18	324	Operation During Sleep	240
MPLAB C30	324	Outputs	239
CALL	288	Reference	239
CALLW	317	External Signal	239
Capture (CCP Module)	141	Internal Signal	239
Associated Registers	143	Response Time	239
CCP Pin Configuration	141	Comparator Specifications	343
CCPRxH:CCPRxL Registers	141	Comparator Voltage Reference	243
Prescaler	141	Accuracy and Error	244
Software Interrupt	141	Associated Registers	245
Timer1/Timer3 Mode Selection	141	Configuring	243
Capture (ECCP Module)	148	Connection Considerations	244
Capture/Compare/PWM (CCP)	139	Effects of a Reset	244
Capture Mode. See Capture.		Operation During Sleep	244
CCPRxH Register	140	Compare (CCP Module)	
CCPRxL Register	140	Associated Registers	
Compare Mode. See Compare.		CCPRx Register	142
Interaction of Two CCP Modules	140	Pin Configuration	142
Module Configuration	140	Software Interrupt	142
Pin Assignment	140	Special Event Trigger 137	7, 142, 236
Timer Resources	140	Timer1/Timer3 Mode Selection	
Clock Sources	29	Compare (ECCP Module)	148
Selecting the 31 kHz Source	30	Special Event Trigger	148
Selection Using OSCCON Register	30	Computed GOTO	
CLRF	289	Configuration Bits	
CLRWDT	289	Context Saving During Interrupts	
Code Examples		Conversion Considerations	
16 x 16 Signed Multiply Routine	90	CPFSEQ	
16 x 16 Unsigned Multiply Routine	90	CPFSGT	291
8 x 8 Signed Multiply Routine	89	CPFSLT	291
8 x 8 Unsigned Multiply Routine	89	Crystal Oscillator/Ceramic Resonator	23
Address Masking	176	Customer Change Notification Service	391
Changing Between Capture Prescalers	141	Customer Notification Service	391
Computed GOTO Using an Offset Value	56	Customer Support	391
Data EEPROM Read	85		
Data EEPROM Refresh Routine	86	D	
Data EEPROM Write	85	Data Addressing Modes	67
Erasing a Flash Program Memory Row	78	Comparing Options with the	
Fast Register Stack	56	Extended Instruction Set Enabled	70
How to Clear RAM (Bank 1) Using		Direct	67
Indirect Addressing	67	Indexed Literal Offset	69
Implementing a Real-Time Clock		Instructions Affected	69
Using a Timer1 Interrupt Service	131	Indirect	67
Initializing PORTA	105	Inherent and Literal	67
Initializing PORTB	108	Data EEPROM Memory	83
Initializing PORTC		Associated Registers	87
Initializing PORTD		EEADR Register	
Initializing PORTE	117	EECON1 and EECON2 Registers	
Loading the SSPBUF (SSPSR) Register		EEDATA Register	
Reading a Flash Program Memory Word		Operation During Code-Protect	
Saving STATUS, WREG and		Protection Against Spurious Write	
BSR Registers in RAM	103	Reading	
Writing to Flash Program Memory80		Using	
Code Protection253,		Write Verify	
Associated Registers		Writing	
Configuration Register Protection		•	
Data EEPROM			
Program Memory			

Data Memory	59	Baud Rate Generator (BRG)	209
Access Bank		Associated Registers	
and the Extended Instruction Set		Auto-Baud Rate Detect	
Bank Select Register (BSR)	59	Baud Rate Error, Calculating	
General Purpose Registers		Baud Rates, Asynchronous Modes	
Map for PIC18F4321 Family	60	High Baud Rate Select (BRGH Bit)	209
Special Function Registers	62	Sampling	209
DAW	292	Synchronous Master Mode	
DC and AC Characteristics		Associated Registers, Receive	224
Graphs and Tables	365	Associated Registers, Transmit	
DC Characteristics		Reception	
Power-Down and Supply Current		Transmission	
Supply Voltage		Synchronous Slave Mode	
DCFSNZ		Associated Registers, Receive	
DECF		Associated Registers, Transmit	
DECFSZ		Reception	
Dedicated ICD/ICSP Port		Transmission	225
Development Support		Extended Instruction Set	0.4.6
Device Differences		ADDFSR	
Device Overview Details on Individual Family Members		ADDULNKand Using MPLAB IDE Tools	
•		•	
Features (table)		CALLW	
New Core Features		Considerations for Use MOVSF	
Other Special Features Device Reset Timers		MOVSS	
Oscillator Start-up Timer (OST)		PUSHL	
PLL Lock Time-out		SUBFSR	
Power-up Timer (PWRT)		SUBULNK	
Time-out Sequence		Syntax	
Direct Addressing		External Clock Input	
E		F	
	200	•	2 200
Effect on Standard PIC Instructions Effects of Power-Managed Modes on	320	Fail-Safe Clock Monitor	
Various Clock Sources	22	Interrupts in Power-Managed Modes	
Electrical Characteristics		POR or Wake from Sleep	
Enhanced Capture/Compare/PWM (ECCP)		WDT During Oscillator Failure	
Associated Registers		Fast Register Stack	
Capture and Compare Modes		Firmware Instructions	
Capture Mode. See Capture (ECCP Module).	1 10	Flash Program Memory	
Outputs and Configuration	148	Associated Registers	
Pin Configurations for ECCP1		Control Registers	
PWM Mode. See PWM (ECCP Module).		EECON1 and EECON2	
Standard PWM Mode	148	TABLAT (Table Latch) Register	
Timer Resources	148	TBLPTR (Table Pointer) Register	
Enhanced PWM Mode. See PWM (ECCP Module).		Erase Sequence	
Enhanced Universal Synchronous Asynchronous		Erasing	78
Receiver Transmitter (EUSART). See EUSART.		Operation During Code-Protect	81
Equations		Reading	77
A/D Acquisition Time	232	Table Pointer	
A/D Minimum Charging Time	232	Boundaries	
Errata	6	Boundaries Based on Operation	
EUSART		Operations with TBLRD and TBLWT (table) .	
Asynchronous Mode		Table Reads and Table Writes	
12-Bit Break Transmit and Receive		Write Sequence	
Associated Registers, Receive		Writing	
Associated Registers, Transmit		Protection Against Spurious Writes	
Auto-Wake-up on Sync Break		Unexpected Termination	
Receiver	218	Write Verify	81
Setting up 9-Bit Mode with		FSCM. See Fail-Safe Clock Monitor.	
Address Detect	210		
Iranemitter		G	
Transmitter		G GOTO	29/

Н		Indexed Literal Offset Addressing	
Hardware Multiplier	89	and Standard PIC18 Instructions	320
Introduction		Indexed Literal Offset Mode	320
Operation		Indirect Addressing	68
Performance Comparison		INFSNZ	295
High/Low-Voltage Detect		Initialization Conditions for all Registers	49–52
Applications		Instruction Cycle	57
Associated Registers		Clocking Scheme	57
Characteristics		Instruction Flow/Pipelining	57
Current Consumption		Instruction Set	273
Effects of a Reset		ADDLW	279
Operation		ADDWF	279
·		ADDWF (Indexed Literal Offset Mode)	321
During Sleep		ADDWFC	280
Setup		ANDLW	
Start-up Time		ANDWF	281
Typical Application	250	BC	281
HLVD. See High/Low-Voltage Detect.		BCF	282
I		BN	
I/O Desta	405	BNC	
I/O Ports	105	BNN	
I ² C Mode (MSSP)	400	BNOV	
Acknowledge Sequence Timing		BNZ	_
Associated Registers		BOV	_
Baud Rate Generator	191	BRA	
Bus Collision		BSF	
During a Repeated Start Condition			
During a Start Condition		BSF (Indexed Literal Offset Mode)	
During a Stop Condition	203	BTFSC	
Clock Arbitration	192	BTFSS	
Clock Stretching	184	BTG	
10-Bit Slave Receive Mode (SEN = 1)	184	BZ	
10-Bit Slave Transmit Mode	184	CALL	
7-Bit Slave Receive Mode (SEN = 1)	184	CLRF	
7-Bit Slave Transmit Mode		CLRWDT	
Clock Synchronization and the CKP Bit		COMF	
Effects of a Reset		CPFSEQ	290
General Call Address Support		CPFSGT	291
I ² C Clock Rate w/BRG		CPFSLT	291
Master Mode		DAW	292
Operation		DCFSNZ	293
Reception		DECF	292
Repeated Start Condition Timing		DECFSZ	293
Start Condition Timing		Extended Instruction Set	315
Transmission		General Format	275
Multi-Master Communication, Bus Collision	195	GOTO	294
	100	INCF	294
and Arbitration Multi-Master Mode		INCFSZ	
		INFSNZ	
Operation	175	IORLW	
Read/Write Bit	475	IORWF	
Information (R/W Bit)		LFSR	
Read/Write Bit Information (R/W Bit)		MOVF	
Registers		MOVFF	
Serial Clock (RC3/SCK/SCL)		MOVLB	
Slave Mode			
Address Masking		MOVLW	
Addressing		MOVWF	
Reception	177	MULLW	
Transmission	177	MULWF	
Sleep Operation	199	NEGF	
Stop Condition Timing	198	NOP	
ID Locations	. 271	Opcode Field Descriptions	
INCF	,		
		POP	
INCFSZ	294	PUSH	302
INCFSZIn-Circuit Debugger	294 295		302 303

RETFIE304
RETLW304
RETURN305
RLCF
RLNCF
RRCF
RRNCF307
SETF307
SETF (Indexed Literal Offset Mode)321
SLEEP
Standard Instructions
SUBFWB
SUBLW309
SUBWF
SUBWFB310
SWAPF310
TBLRD311
TBLWT
TSTFSZ
XORLW313
XORWF314
INTCON Registers93–95
Inter-Integrated Circuit. See I ² C.
Internal Oscillator Block
Adjustment
INTIO Modes26
INTOSC Frequency Drift27
INTOSC Output Frequency26
OSCTUNE Register
PLL in INTOSC Modes27
Internal RC Oscillator
Use with WDT263
Internet Address391
Interrupt Sources253
A/D Conversion Complete231
Capture Complete (CCP)141
Compare Complete (CCP)142
Interrupt-on-Change (RB7:RB4)
INTn Pin103
PORTB, Interrupt-on-Change103
TMR0103
TMR0 Overflow125
TMR1 Overflow
TMR2-to-PR2 Match (PWM)144, 149
TMR3 Overflow
Interrupts91
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4)
Flag (RBIF Bit)108
INTOSC, INTRC. See Internal Oscillator Block.
IORLW296
IORWF296
IPR Registers100
•
L
LFSR297
Low-Voltage ICSP Programming. See Single-Supply
ICSP Programming.
1001 1 logialilling.
M
Master Clear (MCLR)43
Master Synchronous Serial Port (MSSP). See MSSP.
Memory Organization53
Data Memory59
Program Memory53
1 Togram Memory

Microchip Internet Web Site	378 379 379 397 298 298 317 318 324 325
Migration from High-End to Enhanced Devices 3 Migration from Mid-Range to Enhanced Devices 3 MOVF 29 MOVFF 29 MOVLB 29 MOVLW 29 MOVSF 3 MOVSS 3 MOVWF 29 MPLAB ASM30 Assembler, Linker, Librarian 33 MPLAB ICD 2 In-Circuit Debugger 33 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator 33 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator 33 MPLAB Integrated Development Environment Software 33	379 379 97 98 98 98 117 318 18 18 18 18 18 18 18 18 18 18 18 18 1
Migration from Mid-Range to Enhanced Devices 3 MOVF 29 MOVFF 29 MOVLB 29 MOVLW 29 MOVSF 3 MOVSS 3 MOVWF 29 MPLAB ASM30 Assembler, Linker, Librarian 33 MPLAB ICD 2 In-Circuit Debugger 33 MPLAB ICE 2000 High-Performance Universal 1n-Circuit Emulator In-Circuit Emulator 33 MPLAB ICE 4000 High-Performance Universal 1n-Circuit Emulator MPLAB Integrated Development 33 MPLAB Integrated Development 50 Environment Software 33	379 197 198 198 199 117 118 129 124 125
MOVF 29 MOVFF 29 MOVLB 29 MOVLW 29 MOVSF 3 MOVSS 3 MOVWF 29 MPLAB ASM30 Assembler, Linker, Librarian 33 MPLAB ICD 2 In-Circuit Debugger 33 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator 33 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator 33 MPLAB Integrated Development 30 Environment Software 33	97 98 98 99 117 118 129 124 125
MOVFF 29 MOVLB 29 MOVLW 29 MOVSF 3 MOVSS 3 MOVWF 29 MPLAB ASM30 Assembler, Linker, Librarian 33 MPLAB ICD 2 In-Circuit Debugger 35 MPLAB ICE 2000 High-Performance Universal 1n-Circuit Emulator 35 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator 35 MPLAB Integrated Development 35 Environment Software 35	98 98 99 17 18 18 18 18 18 18 18 18 18 18 18 18 18
MOVLB 29 MOVLW 29 MOVSF 3 MOVSS 3 MOVWF 29 MPLAB ASM30 Assembler, Linker, Librarian 33 MPLAB ICD 2 In-Circuit Debugger 35 MPLAB ICE 2000 High-Performance Universal 1n-Circuit Emulator 35 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator 35 MPLAB Integrated Development 35 Environment Software 35	198 199 117 118 199 124 125
MOVLW	199 117 118 199 124 125 125
MOVSF	317 318 299 324 325
MOVSS	18 199 124 1325 1325
MOVWF	999 324 325 325
MPLAB ASM30 Assembler, Linker, Librarian	325 325 325
MPLAB ICD 2 In-Circuit Debugger	325 325
MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator	25
In-Circuit Emulator	
MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator	
In-Circuit Emulator	25
MPLAB Integrated Development Environment Software	325
Environment Software	
MPLAR PM3 Device Programmer 33	
MPLINK Object Linker/MPLIB Object Librarian 32	24
MSSP ACK D. Law 175 47	- -
ACK Pulse	
Control Registers (general)	61
I ² C Mode. See I ² C Mode. Module Overview10	~4
SPI Master/Slave Connection	
	oc
SPI Mode. See SPI Mode. SSPBUF Register10	66
SSPSR Register	
MULLW	
MULWF	
	,00
N	
NEGF	01
NOP	01
0	
Oscillator Configuration	
EC	23
EC	23 23
EC	23 23 23
EC	23 23 23 23
EC	23 23 23 23 26
EC	23 23 23 23 26 23
EC	23 23 23 26 23 23
EC	23 23 23 26 23 23 23
EC	23 23 23 26 23 23 23 23
EC	23 23 23 23 23 23 23 23 23
EC	23 23 23 23 23 23 23 23 23 23
EC	23 23 23 23 23 23 23 23 23
EC	23 23 23 23 23 23 23 23 23 23 45
EC	23 23 23 23 23 23 23 23 23 25 45 29
EC	23 23 23 23 23 23 23 23 23 23 25 30 25 30 30
EC	23 23 23 23 23 23 23 23 23 23 23 23 23 2
EC	23 23 23 23 23 23 23 23 23 23 23 23 23 2
EC	23 23 23 23 23 23 23 23 23 23 23 37 37 35
EC	23 23 23 23 23 23 23 23 23 23 23 23 23 37 37 37 37
EC	23 23 23 23 23 23 23 23 23 23 23 37 37 36

Parallel Slave Port (PSP)	114, 120	PORTA	
Associated Registers		Associated Registers	107
CS (Chip Select)		LATA Register	
PORTD		PORTA Register	
RD (Read Input)		TRISA Register	
Select (PSPMODE Bit)		PORTB	
WR (Write Input)		Associated Registers	110
PICSTART Plus Development Programmer		LATB Register	
PIE Registers		PORTB Register	
Pin Functions	90	RB7:RB4 Interrupt-on-Change Flag	100
MCLR/VPP/RE3	10 16	(RBIF Bit)	100
	, -		
NC/ICCK/ICPGC		TRISB Register	108
NC/ICDT/ICPGD		PORTC	440
NC/ICPORTS		Associated Registers	
NC/ICRST/ICVPP		LATC Register	
OSC1/CLKI/RA7	•	PORTC Register	
OSC2/CLKO/RA6		RC3/SCK/SCL Pin	
RA0/AN0	,	TRISC Register	111
RA1/AN1		PORTD	
RA2/AN2/VREF-/CVREF	- /	Associated Registers	
RA3/AN3/VREF+		LATD Register	
RA4/T0CK <u>I/C</u> 1OUT	,	Parallel Slave Port (PSP) Function	
RA5/AN4/SS/HLVDIN/C2OUT	·	PORTD Register	
RB0/INT0/FLT0/AN12	14, 18	TRISD Register	114
RB1/INT1/AN10	14, 18	PORTE	
RB2/INT2/AN8	14, 18	Associated Registers	
RB3/AN9/CCP2	14, 18	LATE Register	
RB4/KBI0/AN11	14, 18	PORTE Register	
RB5/KBI1/PGM	14, 18	PSP Mode Select (PSPMODE Bit)	114
RB6/KBI2/PGC	14, 18	TRISE Register	117
RB7/KBI3/PGD	14, 18	Power-Managed Modes	33
RC0/T10S0/T13CKI	15, 19	and A/D Operation	234
RC1/T1OSI/CCP2	15, 19	and EUSART Operation	
RC2/CCP1	15	and PWM Operation	159
RC2/CCP1/P1A	19	and SPI Operation	
RC3/SCK/SCL	15, 19	Clock Sources	
RC4/SDI/SDA	15, 19	Clock Transitions and Status Indicators	34
RC5/SDO		Effects on Clock Sources	32
RC6/TX/CK	15, 19	Entering	33
RC7/RX/DT	15. 19	Exiting Idle and Sleep Modes	
RD0/PSP0	·	By Interrupt	
RD1/PSP1		By Reset	
RD2/PSP2		By WDT Time-out	
RD3/PSP3		Without an Oscillator Start-up Delay	
RD4/PSP4		Idle Modes	
RD5/PSP5/P1B		PRI_IDLE	
RD6/PSP6/P1C		RC_IDLE	
RD7/PSP7/P1D		SEC_IDLE	
RE0/RD/AN5		Multiple Sleep Commands	
RE1/WR/AN6		Run Modes	
RE2/CS/AN7		PRI_RUN	
VDD	•	RC_RUN	
VSS	15, 21	SEC_RUN	
Pinout I/O Descriptions	40	Sleep Mode	
PIC18F2221/2321		Summary (table)	
PIC18F4221/4321	-	Power-on Reset (POR)	
PIR Registers		Power-up Timer (PWRT)	
PLL Frequency Multiplier		Time-out Sequence	
HSPLL Oscillator Mode		Power-up Delays	
Use with INTOSC		Power-up Timer (PWRT)	32
POP	302	Prescaler	. =
POR. See Power-on Reset.		Timer2	150

Prescaler, Timer0	125	Reader Response	393
Prescaler, Timer2		Register File	
PRI IDLE Mode		Register File Summary	
PRI_RUN Mode		Registers	
Program Counter		ADCON0 (A/D Control 0)	22
PCL, PCH and PCU Registers		ADCON1 (A/D Control 1)	
PCLATH and PCLATU Registers		ADCON2 (A/D Control 2)	
Program Memory		BAUDCON (Baud Rate Control)	
and Extended Instruction Set	71	CCP1CON (Enhanced Capture/Compare/PWM	0
Instructions		Control 1)	14
Two-Word		CCPxCON (CCPx Control)	
Interrupt Vector		CMCON (Comparator Control)	
Look-up Tables		CONFIG1H (Configuration 1 High)	
Map and Stack (diagram)		CONFIG2H (Configuration 2 High)	
Reset Vector		CONFIG2L (Configuration 2 Low)	
Program Verification		CONFIG3H (Configuration 3 High)	
Programming, Device Instructions		CONFIG4L (Configuration 4 Low)	
PSP. See Parallel Slave Port.	270	CONFIG5H (Configuration 5 High)	
Pulse-Width Modulation. See PWM (CCP Module)		CONFIG5L (Configuration 5 Low)	
and PWM (ECCP Module).		CONFIG6H (Configuration 6 High)	
PUSH	302	CONFIG6L (Configuration 6 Low)	
PUSH and POP Instructions		CONFIG7H (Configuration 7 High)	
PUSHL		CONFIG7L (Configuration 7 Low)	
PWM (CCP Module)		CVRCON (Comparator Voltage	20
Associated Registers	146	Reference Control)	24
Auto-Shutdown (CCP1 Only)		DEVID1 (Device ID 1)	
Duty Cycle		DEVID2 (Device ID 2)	
Example Frequencies/Resolutions		ECCP1AS (ECCP Auto-Shutdown Control)	
Operation Setup		ECCP1DEL (PWM Dead-Band Delay)	
Period		EECON1 (Data EEPROM Control 1)	
TMR2-to-PR2 Match		HLVDCON (High/Low-Voltage	. 70, 0
PWM (ECCP Module)		Detect Control)	24.
CCPR1H:CCPR1L Registers		INTCON (Interrupt Control)	
Duty Cycle		INTCON2 (Interrupt Control 2)	
Effects of a Reset		INTCON2 (Interrupt Control 3)	
Enhanced PWM Auto-Shutdown		IPR1 (Peripheral Interrupt Priority 1)	
Example Frequencies/Resolutions		IPR2 (Peripheral Interrupt Priority 2)	
Full-Bridge Application Example		OSCCON (Oscillator Control)	
Full-Bridge Mode		OSCTUNE (Oscillator Tuning)	
Direction Change		PIE1 (Peripheral Interrupt Enable 1)	
Half-Bridge Mode		PIE2 (Peripheral Interrupt Enable 2)	
Half-Bridge Output Mode Applications	132	PIR1 (Peripheral Interrupt	9
Example	152	Request (Flag) 1)	0
·		PIR2 (Peripheral Interrupt	90
Operation with Fail Safe Clark Maniter		Request (Flag) 2)	0.
Operation with Fail-Safe Clock Monitor		RCON (Reset Control)	
Output Politicaphine (Active High)			
Output Relationships (Active-High)		RCSTA (Receive Status and Control)SSPADD(MSSP Address)	
Output Relationships (Active-Low) Period		SSPCON1 (MSSP Control 1, I ² C Mode)	
Programmable Dead-Band Delay		SSPCON3 (MSSP Control 1, SPI Mode)	
Setup for PWM Operation		SSPCON2 (MSSP Control 2, I ² C Mode)	
Start-up Considerations	158	SSPSTAT (MSSP Status, I ² C Mode)	
Q		SSPSTAT (MSSP Status, SPI Mode)	
Q Clock	145 150	STATUS	
Q Clock	145, 150	STKPTR (Stack Pointer)	
R		TOCON (Timer0 Control)	
RAM. See Data Memory.		T1CON (Timer1 Control)	
RBIF Bit	108	T2CON (Timer2 Control)	
		T3CON (Timer3 Control)	
RC OscillatorRCIO Oscillator Mode		TRISE (PORTE/PSP Control)	
RC IDLE Mode		TXSTA (Transmit Status and Control)	
_		WDTCON (Watchdog Timer Control)	
RC_RUN Mode		RESET	
	303	Reset State of Registers	48
RCON Register Bit Status During Initialization	40		
היו פומנעט בייווואן וויווומוובמנוטוו	40		

Brown-our Reset (BOR) 253 SUBWF 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 300 30	Resets	41, 253	SUBULNK	319
Power-on Reset (POR)		,		
Power-on Reset (POR)	Oscillator Start-up Timer (OST)	253	SUBWFB	310
Power-up Timer (PWRT)			SWAPF	310
Table Reads/Table Writes			-	
RETURN Return Address Stack Associated Registers 54 Associated Registers 55 Revision History 377 RINCF 396 RINCF 396 RRNCF 397 SRCF 397 SRCF 398 SCK 491 592 SCK 491 592 592 SCK 491 592 592 592 592 592 592 592 5			I	
Return Address Stack	RETLW	304	Table Reads/Table Writes	56
Associated Registers 54	RETURN	305	TBLRD	311
Return Stack Pointer (STKPTR) 122	Return Address Stack	54		
Revision History 377	Associated Registers	54		
RILOF	Return Stack Pointer (STKPTR)	55	Timer0	123
RINDE RROF	Revision History	377		
RRCF 306 Prescaler 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125 125	RLCF	305		
S Prescaler Assignment (PSA Bit) 125 SC Prescaler Select (TOPS2:TOPS Bits) 125 SCK 161 Reads and Writes in 16-Bit Mode 224 SDD 161 Source Edge Select (TOSE Bit) 124 SDD 161 Source Select (TOSE Bit) 124 SDD 161 Source Select (TOSE Bit) 124 SEC, IDLE Mode 34 Timer1 127 SEC, IDLE Mode 34 Stortchling Prescaler Assignment 122 SEC, IDLE Mode 34 Timer1 127 Serial Deta OK, SCK 161 16-Bit Read/Write Mode 125 Serial Data OK (SDO) 161 Interrupt 137 Serial Data OK (SDO) 161 Interrupt 130 Serial Pata Vot (SDO) 161 Interrupt 132 Serial Pata Vot (SDO) 161 Interrupt 133 State Pender (SECH Mode) 161 Intervity 134 State Select (SS) 161 Low-Power Opption 122 Special Event Tri	RLNCF	306		
S Prescaler Select (TOPS2-TOPS0 Bits) 125 SCR	RRCF	306		
SCK 161 Reads and Wirtes in 16-Bit Mode 124 SDI 161 Source Edge Select (TOSE Bit) 124 SDO 161 Source Select (TOSE Bit) 124 SEC, DILE Mode 38 Switching Prescaler Assignment 128 SEC, RUN Mode 34 Timer1 127 Serial Data In (SDI) 161 16-Bit Read/Write Mode 128 Serial Data Out (SDO) 161 Interrupt 133 Serial Pata Edu (SDO) 161 Interrupt 133 Serial Pata Edu (SDO) 161 Interrupt 133 Serial Pata Edu (SDO) 161 Interrupt 133 Serial Peripheral Interface. See SPI Mode. SETF 307 Sciale Select (SS) 127 Single-Supply ICSP Programming. Layout Considerations 130 130 Sleep Supply ICSP Programming. Layout Considerations 130 Sleep Supply ICSP Programming. Layout Considerations 130 Sleep Supply ICSP Programming. Layout Considerations 130 Sleep Supply ICSP Programmin	RRNCF	307		
SCK	9			125
SDI			•	
SDO 161 Source Select (TOCS Bit) 1.24 SEC_PLIE Mode 38 Switching Prescaler Assignment 1.25 SEC_RUN Mode 34 Timer1 1.27 Serial Data In (SDI) 161 16-Bit Read/Write Mode 1.25 Serial Data Out (SDO) 161 Interrupt 1.33 Serial Peripheral Interface. See SPI Mode. Operation 1.26 SETF .307 Operation 1.22 SETF .307 Scrial Peripheral Interface. See SPI Mode. 1.27 SINGE-Supply ICSP Programming. 1.61 Interrupt 1.33 SLEEP .308 Operation 1.22 Sleep Resetting, Using the CCP 20 OSC1 and OSC2 Pin States .32 Special Event Trigger. See Compare (CCP Mode). Resetting, Using the CCP Special Event Trigger. See Compare (ECCP Module). Timer1 1.27 Special Features of the CPU .253 Special Features of the CPU .253 Special Features of the CPU .253 Special Features of the CPU .134 Special C				
SEC_DLE Mode 38 Switching Prescaler Assignment 128 SEC_RUN Mode 34 Timer1 127 Serial Clock, SCK 161 16-Bit Read/Write Mode 128 Serial Data In (SDI) 161 Associated Registers 131 Serial Data Dut (SDO) 161 Interrupt 136 Serial Peripheral Interface. See SPI Mode. 128 Serial Peripheral Interface. See SPI Mode. 128 SETF 307 Operation 128 128 Single-Supply ICSP Programming. 161 Low-Power Option 128 128 Sleep 0SC1 and OSC2 Pin States 32 Overflow Interrupt 127 128 128 128 129 129 129 129 129 129 128 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129 129			• ,	
SEC_RUN Mode				
Serial Clock, SCK 161 16-Bit Read/Write Mode 128 Serial Data In (SDI) 161 Associated Registers 131 Serial Pata Out (SDO) 161 Interrupt 133 Serial Peripheral Interface. See SPI Mode. Operation 128 SETF 307 Oscillator 127, 122 Single-Supply ICSP Programming. Layout Considerations 133 Sleve Select (SS) 161 Low-Power Option 128 SLEEP 308 Overflow Interrupt 127 Sleep 32 Software Simulator (MPLAB SIM) 324 Special Event Trigger 130 Special Event Trigger. See Compare (ECCP Mode). Special Event Trigger 127 128 Special Event Trigger. See Compare (ECCP Module). Special Event Trigger (ECCP) 148 Special Event Trigger. See Compare (ECCP Module). Special Event Trigger (ECCP) 142 Special Event Trigger. See Compare (ECCP Module). Special Event Trigger (ECCP) 148 Special Event Trigger. See Compare (ECCP Module). 136 Associated Registers 137 Map	_			
Serial Data (SDI) 161 Associated Registers 131 Serial Peripheral Interface. See SPI Mode. Operation 128 SETF 307 Oscillator 127, 125 SETF 307 Oscillator 127, 125 Single-Supply ICSP Programming. Layout Considerations 133 Slave Select (SS) 161 Low-Power Option 122 SLEEP 308 Overflow Interrupt 127 Sleep Secolal Event Trigger 130 OSC1 and OSC2 Pin States 32 Special Event Trigger (ECCP) 127 Special Event Trigger. See Compare (CCP Mode). Special Event Trigger (ECCP) 144 Special Event Trigger. See Compare (ECCP Module). Timer 2 127 Special Event Trigger. See Compare (ECCP Module). Timer 2 127 Special Function Registers 62 Timer 2 133 Special Function Registers 62 Associated Registers 137 Associated Registers 169 Bus Mode Compatibility 169 PR2 Register 144 144 144 144<	-			
Serial Data Out (SDO) 161 Interrupt 130 Serial Peripheral Interface. See SPI Mode. Operation 128 SETF 307 Oscillator 127, 128 Single-Supply ICSP Programming. Layout Considerations 130 SLEEP 308 Deording of the CPU 125 SLEEP 308 Overflow Interrupt 127 Sleep Special Event Trigger 130 OSC1 and OSC2 Pin States 32 Special Event Trigger 130 Special Event Trigger. See Compare (CCP Mode). Special Event Trigger (ECCP) 148 Special Features of the CPU 253 TMR1L Register 127 Special Features of the CPU 253 Associated Registers 130 Map 62 Associated Registers 132 Associated Registers 169 Deparation 133 Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144 148 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt <td></td> <td></td> <td></td> <td></td>				
Serial Peripheral Interface. See SPI Mode. Operation 1.28 SETF 307 Oscillator 1.27, 125 Single-Supply ICSP Programming. Layout Considerations 1.30 Slave Select (\$\overline{S}\$) 161 Low-Power Option 1.28 SLEEP 308 Overflow Interrupt 1.27 Sleep Special Event Trigger. 20 Special Event Trigger. 1.30 Software Simulator (MPLAB SIM) 324 Special Event Trigger. 1.30 Special Event Trigger. See Compare (CCP Mode). TMR1H Register 1.27 Special Features of the CPU 253 Timer2 1.33 Special Features of the CPU 253 Jassociated Register 1.27 Special Features of the CPU 253 Jassociated Registers 1.30 Appecial Event Trigger. 262 Associated Registers 1.32 Special Features of the CPU 253 Jassociated Registers 1.32 Appeal Features of the CPU 253 Jassociated Registers 1.32 Appeal ICPORT Features 271 Interrupt	` ,			
SETF 307 Oscillator 127, 125 Single-Supply ICSP Programming. Layout Considerations 130 Slave Select (\$S) 161 Low-Power Option 128 SLEEP 308 Overflow Interrupt 127 Sleep Overflow Interrupt 127 OSC1 and OSC2 Pin States 32 Special Event Trigger (ECCP) 148 Special Event Trigger. See Compare (CCP Mode). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Mode). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1L Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1L Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1L Register 127 Special Event Trigger. See Compare (ECCP Module). Timer2 133 Interrupt Interrupt		161		
Single-Supply ICSP Programming.	·	007		
Slave Select (SS)		307		
SLEEP 308		404		
Resetting, Using the CCP			•	
OSC1 and OSC2 Pin States .32 Special Event Trigger (ECCP) .136 Software Simulator (MPLAB SIM) .324 Special Event Trigger (ECCP) .148 Special Event Trigger. See Compare (CCP Mode). TMR1H Register .127 Special Event Trigger. See Compare (ECCP Module). TMR1L Register .127 Special Features of the CPU .253 Use as a Real-Time Clock .130 Map .62 Associated Registers .133 Map .62 Associated Registers .133 SPI Mode (MSSP) Operation .133 Associated Registers .169 Dutput .133 Bus Mode Compatibility .169 PR2 Register .144, 148 Effects of a Reset .169 TMR2-to-P22 Match Interrupt .144, 148 Enabling SPI I/O .165 Timer3 .133 Master Mode .166 16-Bit Read/Write Mode .137 Operation in Power-Managed Modes .169 Oscillator .135, 137 Serial Data Out .161 Overlow Interrupt .135, 137 <td< td=""><td></td><td>308</td><td>·</td><td> 127</td></td<>		308	·	127
Software Simulator (MPLAB SIM) 324 Special Event Trigger (ECCP) 148 Special Event Trigger. See Compare (CCP Module). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). TMR1H Register 127 Special Features of the CPU 253 Time12 133 Map 62 Associated Registers 133 Special ICPORT Features 271 Interrupt 134 Spl Mode (MSSP) Operation 133 Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144, 148 Enabling SPI I/O 165 Time3 135 Master Mode 165 Time3 135 Master/Slave Connection 165 Associated Registers 137 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Special Event Trigger (CP) 135, 137 Serial Data In 161 Special Event Trigger (CP) 135, 137 Serial Data Out 161 Tim	•	20		400
Special Event Trigger. See Compare (ECCP Mode). TMR1H Register 127 Special Event Trigger. See Compare (ECCP Module). 253 Use as a Real-Time Clock 130 Special Function Registers .62 Timer2 133 Map .62 Associated Registers 134 Special ICPORT Features .271 Interrupt 134 SPI Mode (MSSP) Operation 133 Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144, 148 Effects of a Reset 169 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation in Power-Managed Modes 169 Operation 134 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data Out 161 Timing Diagrams 135 Slave Select 161				
Special Event Trigger. See Compare (ECCP Module). TMR1L Register 127 Special Features of the CPU 253 Use as a Real-Time Clock 130 Special Function Registers 62 Timer2 133 Map 62 Associated Registers 134 Special ICPORT Features 271 Interrupt 134 SPI Mode (MSSP) Operation 133 Associated Registers 169 Output 133 Bus Mode Compatibility 169 PR2 Register 144, 144 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 136 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data Out 161	,			
Special Features of the CPU 253 Use as a Real-Time Clock 130 Special Function Registers 62 Timer2 133 Map 62 Associated Registers 134 Special ICPORT Features 271 Interrupt 134 SPI Mode (MSSP) Operation 133 Associated Registers 169 Output 133 Bus Mode Compatibility 169 PR2 Register 144, 148 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Data In 161 Special Event Trigger (CCP) 135 Serial Data Out 161 Specia				
Special Function Registers 62 Map Timer2 133 Map Map 62 Associated Registers 134 Special ICPORT Features SPI Mode (MSSP) Operation 133 Operation Associated Registers 169 Output 133 Output Bus Mode Compatibility 169 PR2 Register 144, 149 PR2 Register Effects of a Reset 169 PR2 Register 144, 149 PR2 Negister Enabling SPI I/O 165 Timer3 135 Negister Master Mode 166 Negisters 137 Negister Master/Slave Connection 165 Associated Registers 137 Negister Operation in Power-Managed Modes 169 Operation 136 Operation 136 Operation Operation in Power-Managed Modes 169 Operation Negister 135 Negister 135 Negister Serial Data In 161 Overflow Interrupt 135, 137 Negister 135 Negister 135 Negister Slave Select Synchronization 161 Timing Diagrams 136 Negister 137 Negister 136 Negister 136 Negister 137 Negis				
Map 62 Associated Registers 134 Special ICPORT Features 271 Interrupt 134 SPI Mode (MSSP) Operation 133 Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144, 148 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 148 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams 136 Slave Select Synchronization 167 A/D Conversion 364 <td>•</td> <td></td> <td></td> <td></td>	•			
Special ICPORT Features .271 Interrupt .134 SPI Mode (MSSP) Operation .133 Associated Registers .169 Output .134 Bus Mode Compatibility .169 PR2 Register .144, 148 Effects of a Reset .169 TMR2-to-PR2 Match Interrupt .144, 149 Enabling SPI I/O .165 Timer3 .135 Master Mode .166 .16-Bit Read/Write Mode .137 Master/Slave Connection .165 Associated Registers .137 Operation in Power-Managed Modes .169 Oscillator .135, 137 Serial Clock .161 Overflow Interrupt .135, 137 Serial Data In .161 Special Event Trigger (CCP) .137 Serial Data Out .161 TMR3H Register .135 Slave Mode .167 TMR3H Register .135 Slave Select Synchronization .167 A/D Conversion .364 SPI Clock .166 Acknowledge Sequence .198 Typical Connection .165 <td></td> <td></td> <td></td> <td></td>				
SPI Mode (MSSP) Operation 133 Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144, 149 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Select 161 TMR3H Register 135 Slave Select Synchronization 167 TMR3L Register 136 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Transmission <td></td> <td></td> <td>S .</td> <td></td>			S .	
Associated Registers 169 Output 134 Bus Mode Compatibility 169 PR2 Register 144, 148 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3H Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Transmission </td <td>•</td> <td></td> <td>·</td> <td></td>	•		·	
Bus Mode Compatibility 169 PR2 Register 144, 149 Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams 135 Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Transmission 216 SSPOV 195 As	` ,	169	•	
Effects of a Reset 169 TMR2-to-PR2 Match Interrupt 144, 149 Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams 135 Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 <td< td=""><td></td><td></td><td>•</td><td></td></td<>			•	
Enabling SPI I/O 165 Timer3 135 Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams 135 Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPOY Status Flag 195 (Back to Back) <td>·</td> <td></td> <td><u>-</u></td> <td></td>	·		<u>-</u>	
Master Mode 166 16-Bit Read/Write Mode 137 Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select Synchronization 167 A/D Conversion 364 Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Auto-wake-up Bit (WUE) During 214 RW Bit 175, 177 Auto-Wake-				
Master/Slave Connection 165 Associated Registers 137 Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During 216 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep	•		16-Bit Read/Write Mode	
Operation 164 Operation 136 Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 Asynchronous Transmission 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep <td< td=""><td></td><td></td><td></td><td></td></td<>				
Operation in Power-Managed Modes 169 Oscillator 135, 137 Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 Asynchronous Transmission 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During 216 Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rat			S .	
Serial Clock 161 Overflow Interrupt 135, 137 Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 RW Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 1			_ '	
Serial Data In 161 Special Event Trigger (CCP) 137 Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 RW Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192				
Serial Data Out 161 TMR3H Register 135 Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 RW Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192				
Slave Mode 167 TMR3L Register 135 Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 RW Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192				
Slave Select 161 Timing Diagrams Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192				
Slave Select Synchronization 167 A/D Conversion 364 SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	Slave Select	161	•	
SPI Clock 166 Acknowledge Sequence 198 Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	Slave Select Synchronization	167	• •	364
Typical Connection 165 Asynchronous Reception 219 SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192			Acknowledge Sequence	198
SS 161 Asynchronous Transmission 216 SSPOV 195 Asynchronous Transmission 216 SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	Typical Connection	165		
SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192			Asynchronous Transmission	216
SSPOV Status Flag 195 (Back to Back) 216 SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192			· · · · · · · · · · · · · · · · · · ·	
SSPSTAT Register Automatic Baud Rate Calculation 214 R/W Bit 175, 177 Auto-Wake-up Bit (WUE) During Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	SSPOV Status Flag	195		216
Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	SSPSTAT Register		Automatic Baud Rate Calculation	
Stack Full/Underflow Resets 56 Normal Operation 220 SUBFSR 319 Auto-Wake-up Bit (WUE) During Sleep 220 SUBFWB 308 Baud Rate Generator with Clock Arbitration 192	R/W Bit	175, 177	Auto-Wake-up Bit (WUE) During	
SUBFWB	Stack Full/Underflow Resets	56		220
	SUBFSR	319	Auto-Wake-up Bit (WUE) During Sleep	220
SUBLW	SUBFWB	308		
	SUBLW	309	BRG Overflow Sequence	214

BRG Reset Due to SDA Arbitration		PWM Auto-Shutdown (PRSEN = 1,	
During Start Condition	201	Auto-Restart Enabled)	158
Brown-out Reset (BOR)	350	PWM Direction Change	15
Bus Collision During a Repeated		PWM Direction Change at Near	
Start Condition (Case 1)	202	100% Duty Cycle	15
Bus Collision During a Repeated		PWM Output	
Start Condition (Case 2)	202	Repeat Start Condition	
Bus Collision During a		Reset, Watchdog Timer (WDT), Oscillator	
Start Condition (SCL = 0)	201	Start-up Timer (OST),	
Bus Collision During a		Power-up Timer (PWRT)	350
Stop Condition (Case 1)	203	Send Break Character Sequence	
Bus Collision During a	200	Slave Synchronization	
Stop Condition (Case 2)	203	Slow Rise Time (MCLR Tied to VDD,	
Bus Collision During	200	VDD Rise > TPWRT)	4
Start Condition (SDA Only)	200	SPI Mode (Master Mode)	
Bus Collision for Transmit and	200	SPI Mode (Slave Mode, CKE = 0)	
	100		
Acknowledge		SPI Mode (Slave Mode, CKE = 1)	100
Capture/Compare/PWM (All CCP Modules)		Synchronous Reception	00
CLKO and I/O		(Master Mode, SREN)	
Clock Synchronization		Synchronous Transmission	
Clock/Instruction Cycle	57	Synchronous Transmission (Through TXEN)	22
EUSART Synchronous Receive		Time-out Sequence on POR w/PLL Enabled	
(Master/Slave)	362	(MCLR Tied to VDD)	4
EUSART Synchronous Transmission		Time-out Sequence on Power-up	
(Master/Slave)		(MCLR Not Tied to VDD, Case 1)	46
Example SPI Master Mode (CKE = 0)	354	Time-out Sequence on Power-up	
Example SPI Master Mode (CKE = 1)	355	(MCLR Not Tied to VDD, Case 2)	46
Example SPI Slave Mode (CKE = 0)	356	Time-out Sequence on Power-up	
Example SPI Slave Mode (CKE = 1)	357	(MCLR Tied to VDD, VDD Rise < TPWRT)	46
External Clock (All Modes Except PLL)	347	Timer0 and Timer1 External Clock	
Fail-Safe Clock Monitor		Transition for Entry to Idle Mode	38
First Start Bit Timing		Transition for Entry to SEC_RUN Mode	
Full-Bridge PWM Output		Transition for Entry to Sleep Mode	
Half-Bridge PWM Output		Transition for Two-Speed Start-up	
High/Low-Voltage Detect Characteristics		(INTOSC to HSPLL)	264
High-Voltage Detect Operation	544	Transition for Wake from Idle to Run Mode	
	250		
(VDIRMAG = 1)		Transition for Wake from Sleep (HSPLL)	3
		Transition from RC_RUN Mode to	2/
I ² C Bus Start/Stop Bits		PRI_RUN Mode	31
I ² C Master Mode (7 or 10-Bit Transmission)		Transition from SEC_RUN Mode to	
I ² C Master Mode (7-Bit Reception)		PRI_RUN Mode (HSPLL)	
I^2C Slave Mode (10-Bit Reception, SEN = 0)	182	Transition to RC_RUN Mode	
I ² C Slave Mode (10-Bit Reception,		Timing Diagrams and Specifications	34
SEN = 0, ADMSK = 01001)	181	Capture/Compare/PWM Requirements	
I ² C Slave Mode (10-Bit Reception,		(All CCP Modules)	352
SEN = 1)		CLKO and I/O Requirements	349
I ² C Slave Mode (10-Bit Transmission)	183	EUSART Synchronous Receive	
I ² C Slave Mode (7-Bit Reception,		Requirements	362
SEN = 0)	178	EUSART Synchronous Transmission	
I ² C Slave Mode (7-bit Reception,		Requirements	362
SEN = 0, ADMSK = 01011)	179	Example SPI Mode Requirements	
I ² C Slave Mode (7-Bit Reception, SEN = 1)		(Master Mode, CKE = 0)	354
I ² C Slave Mode (7-Bit Transmission)		Example SPI Mode Requirements	
I ² C Slave Mode General Call Address		(Master Mode, CKE = 1)	354
Sequence (7 or 10-Bit Address Mode)	188	Example SPI Mode Requirements	000
I ² C Stop Condition Receive or	100	(Slave Mode, CKE = 0)	250
Transmit Mode	100	,	336
		Example SPI Mode Requirements	25.
Low-Voltage Detect Operation (VDIRMAG = 0)		(Slave Mode, CKE = 1)	
Master SSP I ² C Bus Data		External Clock Requirements	
Master SSP I ² C Bus Start/Stop Bits		I ² C Bus Data Requirements (Slave Mode)	
Parallel Slave Port (PIC18F4221/4321)		Master SSP I ² C Bus Data Requirements	36′
Parallel Slave Port (PSP) Read		Master SSP I ² C Bus Start/Stop Bits	
Parallel Slave Port (PSP) Write	121	Requirements	360
PWM Auto-Shutdown (PRSEN = 0,		Parallel Slave Port Requirements	
Auto-Restart Disabled)	158	(PIC18F4221/4321)	353
•			

PLL Clock	348
Reset, Watchdog Timer, Oscillator	
Start-up Timer, Power-up Timer and	
Brown-out Reset Requirements	350
Timer0 and Timer1 External	
Clock Requirements	351
Top-of-Stack Access	54
TQFP Packages and Special Features	271
TRISE Register	
PSPMODE Bit	114
TSTFSZ	
Two-Speed Start-up	253, 265
Two-Word Instructions	
Example Cases	58
TXSTA Register	
BRGH Bit	209

43
63
64
33
66
63
98
98
91
6
13
14

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC18F4321 Family	Literature Number: DS39689E
Que	stions:	
1. \	What are the best features of this do	ocument?
-		
-		
2. I	How does this document meet your	hardware and software development needs?
-		
3. I	Do you find the organization of this	document easy to follow? If not, why?
J. I	bo you find the organization of this t	document easy to follow: If flot, why:
-		
4. \	What additions to the document do	you think would enhance the structure and subject?
_		
-		
5. \	What deletions from the document of	could be made without affecting the overall usefulness?
-		
<u>-</u>		information (what and whans)
b. I	s there any incorrect or misleading	Information (what and where)?
-		
7. I	How would you improve this docume	ent?
_		
<u>-</u>		

PIC18F2221/2321/4221/4321 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	Examples: a) PIC18F4321-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18F2221/2321 ⁽¹⁾ , PIC18F4221/4321 ⁽¹⁾ , PIC18F4221/4321 ⁽¹⁾ , PIC18F4221/4321T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2221/2321 ⁽¹⁾ , PIC18LF4221/4321 ⁽¹⁾ , PIC18LF2221/2321T ⁽²⁾ ; VDD range 2.0V to 5.5V	b) PIC18LF2321-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18LF4321-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SS = SSOP SP = Skinny Plastic DIP P = PDIP MM = 28L QFN ML = 44L QFN	Note 1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Canada Tel: 905-673-0699

Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong

Tel: 852-2401-1200

Fax: 852-2401-3431 **Australia - Sydney**

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870

Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526

Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06