



**www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

# **Wideband, Low-Power, Current Feedback**

**Operational Amplifier**

**Check for Samples: OPA694**

# **<sup>1</sup>FEATURES**

- **<sup>2</sup>• UNITY GAIN STABLE BANDWIDTH: 1.5GHz DESCRIPTION**
- 
- 
- 
- 
- 
- 

- 
- 
- 
- 
- 



### **OPA694 RELATED PRODUCTS**

**• HIGH GAIN OF 2V/V BANDWIDTH: 690MHz** The OPA694 is an ultra-wideband, low-power, current **• LOW SUPPLY CURRENT: 5.8mA** feedback operational amplifier featuring high slew rate and low differential gain/phase errors. An **•• FIGH SLEW RATE: 1700V/µsec**<br>••• improved output stage provides ±80mA output drive<br>••• with < 1.5V output voltage headroom. Low supply with < 1.5V output voltage headroom. Low supply **• LOW DIFFERENTIAL GAIN/PHASE:** current with > 500MHz bandwidth meets the requirements of high-density video routers. Being a **0.03%/0.015°** current feedback design, the OPA694 holds its **• Pb-FREE AND GREEN SOT23-5 PACKAGE** bandwidth to very high gains—at a gain of 10, the **OPA694 will still provide 200MHz bandwidth.**<br>**APPLICATIONS**<br>RF applications can use the OPA694 as a low-power

RF applications can use the OPA694 as <sup>a</sup> low-power **• WIDEBAND VIDEO LINE DRIVER** SAW pre-amplifier. Extremely high 3rd-order intercept **FINATRIX SWITCH BUFFER**<br> **•** is provided through 70MHz at much lower quiescent<br>
power than many typical RF amplifiers. power than many typical RF amplifiers.

**ADC DRIVER**<br>**•** The OPA694 is available in an industry-standard<br>**IMPROVED REPLACEMENT FOR OPA658 pinout in both SO-8 and SOT23-5 packages.** 



**Gain 2V/V Video Line Driver**

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### **ORDERING INFORMATION(1)**

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI web site at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range, unless otherwise noted.



(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.







PinOrientation/P ackageMarking



**www.ti.com** SBOS319G – SEPTEMBER 2004–REVISED JANUARY 2010

# **ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5V$

**Boldface** limits are tested at  $\text{+25°C}$ . At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = \text{+2V/V}$ , unless otherwise noted.



(1) Test levels: **(A)** 100% tested at +25°C. Over temperature limits by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(2) Junction temperature = ambient for +25°C specifications. Junction temperature = ambient at low temperature limits; junction temperature = ambient +9°C at high temperature limit for over temperature specifications.

(4) Current is considered positive out of node.  $V_{CM}$  is the input common-mode voltage.

 $(5)$  Tested < 3dB below minimum specified CMRR at  $\pm$ CMIR limits.

# Texas<br>Instruments

# **ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5V$  (continued)

**Boldface** limits are tested at  $\text{+25°C}$ . At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = \text{+2V/V}$ , unless otherwise noted.





 $V_{\rm O} = 2V_{\rm Pl}$ 

 $V_{\text{O}}$  =7 $V_{\text{PF}}$ 

 $V_{\Omega} = 4V_{\text{pp}}$ 

### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010



### **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$

At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = +2V/V$ , unless otherwise noted.

### **NONINVERTING SMALLÌSIGNAL FREQUENCY RESPONSE INVERTING SMALLÌSIGNAL FREQUENCY RESPONSE**



### 3  $G = -5V/V$  $V_{\Omega} = 0.5V_{\text{pp}}$  $R_F = 318 \Omega$ 0  $R_L = 100 \Omega$  $G = -1V/V$ 3 -  $R_F = 430 \Omega$ NormalizedGain(dB) Normalized Gain (dB) 6 -  $G = -10V/V$ 9 -  $R_F = 500 \Omega$  $-12$  $G = -2V/V$  $-15$  $R_F = 402 \Omega$ SeeFigure32  $-18$ 0 200 800 400 600 1000 Frequency (MHz)



### **NONINVERTING LARGEÌSIGNAL FREQUENCY RESPONSE INVERTING LARGEÌSIGNAL FREQUENCY RESPONSE**











Copyright © 2004–2010, Texas Instruments Incorporated 5

Texas **INSTRUMENTS** 

SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010 **www.ti.com**



# **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = +2V/V$ , unless otherwise noted.



Texas

**INSTRUMENTS** 

## **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = +2V/V$ , unless otherwise noted.



















Copyright © 2004–2010, Texas Instruments Incorporated 7

0.08

0.06

0.04

0.02

0

OutputV oltage(V)

OutputV oltage(V)

Differential Gain (%)

DifferentialGain(%)

SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010 **www.ti.com**







**NONINVERTING OVERDRIVE RECOVERY INVERTING OVERDRIVE RECOVERY**



**NSTRUMENTS** 

**EXAS** 

# **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

**TEXAS** 

**NSTRUMENTS** 

### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

# **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

At  $R_F = 402\Omega$ ,  $R_L = 100\Omega$ , and  $G = +2V/V$ , unless otherwise noted.



**Figure 25. Figure 26.**

# **DIFFERENTIAL LARGEÌSIGNAL FREQUENCY RESPONSE DIFFERENTIAL DISTORTION vs LOAD RESISTANCE**













Copyright © 2004–2010, Texas Instruments Incorporated 9



# **APPLICATION INFORMATION**

The OPA694 provides exceptional AC performance<br>for a wideband, low-power, current-feedback<br>operational amplifier. Requiring only 5.8mA quiescent<br>current, the OPA694 offers a 690MHz bandwidth at a<br>feedback resistor  $(P_1)$ 

power-supply circuit configuration used as the basis  $R_T$  is removed and the input match is set by R<sub>G</sub> only.<br>The basis of the ±5V Electrical Characteristics table and Typical With R<sub>G</sub> fixed to achieve an input match to of the  $\pm$ 5V Electrical Characteristics table and Typical With R<sub>G</sub> fixed to achieve an input match to 50 $\Omega$ , R<sub>F</sub> is<br>Characteristic curves. For test purposes, the input simply increased, to increase gain. This will, ho Characteristic curves. For test purposes, the input impedance is set to 50 $\Omega$  with a resistor to ground and quickly reduce the achievable bandwidth, as shown the output impedance is set to  $50\Omega$  with a series by the inverting gain of -10 frequency response in the output resistor. Voltage swings reported in the Typical Characteristic curves. For gains > 10V/V Electrical Characteristics are taken directly at the (14dB at the matched load), noninverting operation is input and output pins while load powers (dBm) are recommended to maintain broader bandwidth. input and output pins, while load powers (dBm) are defined at a matched  $50\Omega$  load. For the circuit of Figure 31, the total effective load will be 100 $\Omega$  || 804 $\Omega$  $= 89\Omega$ . One optional component is included in Figure 31. In addition to the usual power-supply decoupling capacitors to ground, a  $0.1\mu$ F capacitor is included between the two power-supply pins. In practical printed circuit board (PCB) layouts, this optional added capacitor will typically improve the 2nd-harmonic distortion performance by 3dB to 6dB.



power-supply circuit used as the basis of the inverting Tigure 33 for an example of a wide basis of the inverting operation of the Handal Chiver. Typical Characteristic curves. Inverting operation offers several performance benefits. Since there is no common-mode signal across the input stage, the slew

rate for inverting operation is higher and the distortion **WIDEBAND CURRENT FEEDBACK** performance is slightly improved. An additional input **OPERATION** resistor, R<sub>T</sub>, is included in Figure 32 to set the input resistor,  $R_T$ , is included in Figure 32 to set the input impedance equal to 50 $\Omega$ . The parallel combination of current, the OPA694 offers a 690MHz bandwidth at a<br>gain of +2, along with a 1700V/µs slew rate. An<br>improved output stage provides ±80mA output drive,<br>along with < 1.5V output voltage headroom. This<br>combination of low powe benefit high-resolution video applications.<br>Figure 31 shows the DC-coupled, gain of +2, dual point will be reached where R<sub>G</sub> will equal 50 $\Omega$ , where



**Figure 32. DC-Coupled, G =**  $-2V/V$ **, Bipolar-Supply Specification and Test Circuit**

# **ADC DRIVER**

**Figure 31. DC-Coupled, G = +2, Bipolar-Supply** Most modern, high-performance analog-to-digital **Specification and Test Circuit** converters (ADCs) require a low-noise, low-distortion driver. The OPA694 combines low-voltage noise Figure 32 shows the DC-coupled, gain of  $-2V/V$ , dual (2.1nV/ $\sqrt{Hz}$ ) with low harmonic distortion. See  $\overline{2}$  power-supply circuit used as the basis of the inverting Figure 33 for an example of a wideband, AC-coupled,



### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

Two OPA694s are used in the circuit of Figure 33 to have been adjusted to maintain both maximum OPA694s offer > 250MHz bandwidth at a differential amplifier and provide some attenuation for inverting-error-current) is-the-sum-of-R<sub>F</sub> + (R<sub>I</sub> • NG), higher-frequency harmonic distortion.

amp can be controlled independently of the noise<br>gain (NG, which is normally the same as the<br>noninverting signal gain), wideband inverting<br>summing stages may be implemented using the<br>OPA694. The circuit in Figure 34 shows

form a differential driver for a 12-bit ADC. The two bandwidth and input impedance matching. If each R<sub>F</sub><br>OPA694s offer > 250MHz bandwidth at a differential signal is assumed to be driven from a 50Ω source, gain of 5V/V, with a 2V<sub>PP</sub> output swing. A 2nd-order the NG for this circuit will be [1 + 100 $\Omega$ /(100 $\Omega$ /5)] = 6.<br>RLC filter is used in order to limit the noise from the The total feedback impedance (from V<sub>O</sub> to the RLC filter is used in order to limit the noise from the The total feedback impedance (from  $V_O$  to the amplifier and provide some attenuation for inverting error current) is the sum of  $R_F + (R_I \cdot NG)$ , where  $R<sub>1</sub>$  is the impedance looking into the inverting input from the summing junction (see the Setting **WIDEBAND INVERTING SUMMING**<br>**AMPLIFIER CONDUCT ADDITION** Using 100Ω feedback (to get a signal gain of -2 from Using 100 $\Omega$  feedback (to get a signal gain of  $-2$  from Since the signal bandwidth for a current-feedback op each input to the output pin) requires an additional<br>amp can be controlled independently of the noise feedback impedance With this resistor added to the



**Figure 33. Wideband, AC-Coupled, Low-Power ADC Driver**



**Figure 34. 200MHz RF Summing Amplifier**



The Two-Tone, Third-Order Intermodulation Intercept plot (Figure 14) is shown in the Typical Characteristics curves. Operating in the inverting mode at a voltage gain of –8V/V, this circuit provides a  $50\Omega$  input match using the gain set resistor, has the feedback optimized for maximum bandwidth (250MHz in this case), and drives through a  $50\Omega$  output resistor into the matching network at the input of the SAW filter. If the SAW filter gives a 12dB insertion loss, a net gain of 0dB to the  $50\Omega$  load at the output of the SAW (which could be the input impedance of the next IF amplifier or mixer) will be delivered in the passband of the SAW filter. Using the OPA694 in this application will isolate the first mixer from the **Figure 36. Improve Unity Gain Buffer** impedance of the SAW filter and provide very low two-tone, 3rd-order spurious levels in the SAW filter bandwidth.



**Figure 35. IF Amplifier Driving SAW Filter**

# **WIDEBAND Figure 37. Gain of +1 Frequency Response UNITY GAIN BUFFER WITH IMPROVED FLATNESS**

The unity gain buffer configuration of Figure 31 **DESIGN-IN TOOLS** shows a peaking in the frequency response exceeding 2dB. This gives the slight amount of **DEMONSTRATION FIXTURES** overshoot and ringing apparent in the gain of +1V/V<br>pulse response curves. A similar circuit that holds a<br>flatter fractures response curves a situate improved pulse assist in the initial evaluation of circuit performance Flatter frequency response, giving improved pulse<br>fidelity, is shown in Figure 36.<br>fidelity, is shown in Figure 36.

This circuit removes the peaking by bootstrapping out PCBs, delivered with a user's guide. The summary any parasitic effects on  $R_c$ . The input impedance is information for these fixtures is shown in Table 1. any parasitic effects on  $R<sub>G</sub>$ . The input impedance is still set by  $R_M$  as the apparent impedance looking into  $R_G$  is very high.  $R_M$  may be increased to show a higher input impedance, but larger values will start to impact DC output offset voltage. This circuit creates an additional input offset voltage as the difference in the two input bias currents times the impedance to

**SAW FILTER BUFFER** SMALL small-signal frequency response for the unity gain One common requirement in an IF strip is to buffer<br>the output of a mixer with enough gain to recover the<br>insertion loss of a narrowband SAW filter. Figure 35<br>shows one possible configuration driving a SAW filter.<br> $\frac{1}{2}$ 





these are offered free of charge as unpopulated







### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

The demonstration fixtures can be requested at the The key elements of this current-feedback op amp Texas Instruments web site (www.ti.com) through the model are: OPA694 product folder.  $\alpha \rightarrow$  Buffer gain from the noninverting input to the

# **MACROMODELS AND APPLICATIONS SUPPORT**  $R_1 \rightarrow \text{Buffer output impedance}$

Computer simulation of circuit performance using  $\mathbf{i}_{\text{ERR}} \rightarrow \text{Feedback error current signal}$ SPICE is often useful when analyzing the  $\overline{Z_{(s)}} \rightarrow$  Frequency-dependent, open-loop performance of analog circuits and systems. This is transimpedance gain from  $I_{FRR}$  to  $V_{\Omega}$ performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have The buffer gain is typically very close to 1.00 and is<br>a major effect on circuit performance. A SPICE model and normally neglected from signal gain considerations. It a major effect on circuit performance. A SPICE model and normally neglected from signal gain considerations. It<br>for the OPA694 is available through the TI web site a will, however, set the CMRR for a single op amp for the OPA694 is available through the TI web site will, however, set the CMRR for a single open the continuum of  $\mu$  and  $\mu$  an (www.ti.com). These models do a good job of predicting small-signal AC and transient performance For a buffer gain  $\alpha$  < 1.0, the CMRR = –20 x log (1– under a wide variety of operating conditions. They do under a wide variety of operating conditions. They do  $\alpha$ ) dB. not do as well in predicting the harmonic distortion or  $dG/d\phi$  characteristics. These models do not attempt  $R_i$ , the buffer output impedance, is a critical portion of to distinguish between package types in their small-signal AC performance.

settings with the proper adjustment of the external circuit of Figure 38 gives Equation 1: resistor values. This is shown in the Typical Characteristic curves; the small-signal bandwidth decreases only slightly with increasing gain. Those curves also show that the feedback resistor has been changed for each gain setting. The resistor values on the inverting side of the circuit for a current-feedback op amp can be treated as frequency response compensation elements while their ratios set the where:<br>signal gain. Figure 38 shows the small-signal where: frequency response analysis circuit for the OPA694.



inverting input

the bandwidth control equation.  $R_1$  for the OPA694 is typically about 30 $\Omega$ .

<sup>A</sup> current-feedback op amp senses an error current in **OPERATING SUGGESTIONS** the inverting node (as opposed to <sup>a</sup> differential input error voltage for a voltage-feedback op amp) and passes this on to the output through an internal **SETTING RESISTOR VALUES TO OPTIMIZE** frequency dependent transimpedance gain. The **BANDWIDTH Example 1000 Example 1000** Typical Characteristics show this open-loop **Characteristics** transimpedance response. This is analogous to the A current-feedback op amp like the OPA694 can hold<br>an almost constant bandwidth over signal gain on amp. Developing the transfer function for the op amp. Developing the transfer function for the

$$
\frac{V_{\text{O}}}{V_{\text{I}}} = \frac{\alpha \left(1 + \frac{R_{\text{F}}}{R_{\text{G}}}\right)}{1 + \frac{R_{\text{F}} + R_{\text{I}} \left(1 + \frac{R_{\text{F}}}{R_{\text{G}}}\right)}} = \frac{\alpha NG}{\frac{R_{\text{F}} + R_{\text{I}} \cdot NG}{Z_{\text{(s)}}}}
$$
\n(1)

$$
\text{NG4+}\begin{pmatrix} & R_{\text{F}} \\ & R_{\text{G}} \end{pmatrix}
$$

This is written in a loop-gain analysis format, where the errors arising from a noninfinite open-loop gain are shown in the denominator. If  $Z_{(s)}$  were infinite over all frequencies, the denominator of Equation 1 would reduce to 1 and the ideal desired signal gain shown in the numerator would be achieved. The fraction in the denominator of Equation 1 determines the frequency response. Equation 2 shows this as the loop-gain equation:

$$
\frac{Z_{\text{(s)}}}{R_{\text{F}} + R_{\text{I}} + NG} = \text{LoopGain} \tag{2}
$$

If 20 x  $log(R_F + NG \times R_I)$  were drawn on top of the **Figure 38. Recommended Feedback Resistor** open-loop transimpedance plot, the difference between the two would be the loop gain at a given<br>**Versus Noise Gain** between the two would be the loop gain at a given<br>frequency. E denominator of Equation  $\frac{8}{2}$ , at which point the loop

gain reduces to 1 (and the curves intersect). This bandwidth. Inserting a series resistor between the point of equality is where the amplifier closed-loop inverting input and the summing junction will increase frequency response given by Equation 1 starts to roll the feedback impedance (denominator of Equation 1), off, and is exactly analogous to the frequency at decreasing the bandwidth. This approach to which the noise gain equals the open-loop voltage bandwidth control is used for the inverting summing gain for a voltage-feedback op amp. The difference circuit on the front page. The internal buffer output here is that the total impedance in the denominator of impedance for the OPA694 is slightly influenced by Equation 2 may be controlled somewhat separately the source impedance looking out of the noninverting from the desired signal gain (or NG). included input terminal. High source resistors will have the

The OPA694 is internally compensated to give a maximally flat frequency response for  $R_F = 402\Omega$  at **OUTPUT CURRENT AND VOLTAGE**<br>NG = 2 on ±5V supplies. Evaluating the denominator of Equation 2 (which is the feedback transimpedance) The OPA694 provides output voltage and current gives an optimal target of  $462\Omega$ . As the signal gain capabilities that are not usually found in wideband changes, the contribution of the NG  $\times$  R<sub>I</sub> term in the feedback transimpedance will change, but the total output voltage typically swings closer than 1.2V to can be held constant by adjusting  $R_F$ . Equation 3 either supply rail; the +25°C swing limit is within 1.2V can be held constant by adjusting  $R_F$ . Equation 3 either supply rail; the +25°C swing limit is within 1.2V gives an approximate equation for optimum  $R_F$  over of either rail. Into a 15 $\Omega$  load (the minimum tested gives an approximate equation for optimum  $R_F$  over of either rail. Into a 15 $\Omega$  load (the minimum tested signal gain:<br>signal gain: load). it is tested to deliver more than ±60mA.

$$
R_F = 462 \Omega - NG \cdot R_1 \tag{3}
$$



specified operating ambient. **Figure 39. Feedback Resistor vs Noise Gain**

The total impedance going into the inverting input may be used to adjust the closed-loop signal



effect of increasing  $R<sub>1</sub>$ , decreasing the bandwidth.

capabilities that are not usually found in wideband amplifiers. Under no-load conditions at  $+25^{\circ}$ C, the load), it is tested to deliver more than  $±60$ mA.

(3) The specifications described above, though familiar in As the desired signal gain increases, this equation<br>
will eventually predict a negative  $R_F$ . A somewhat<br>
subjective limit to this adjustment can also be set by<br>
holding  $R_G$  to a minimum value of 200. Lower values<br>
will NE Versus NO 101 150 operation. The values of NE<br>
versus gain shown here are approximately equal to<br>
the values used to generate the Typical<br>
Characteristics. They differ in that the optimized<br>
values used in the Typical capability, as shown in the Electrical Characteristics.

> The minimum specified output voltage and current over-temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the Electrical Characteristic tables. As the output transistors deliver power, the junction temperatures will increase, decreasing both  $V_{BE}$ (increasing the available output voltage swing) and increasing the current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications, since the output stage junction temperatures will be higher than the minimum



may be recommended to improve ADC linearity. A the expected read. This also shows up in the<br>bigh-speed, bigh open-loop gain amplifier like the two-tone, third-order intermodulation spurious (IM<sub>3</sub>) high-speed, high open-loop gain amplifier like the<br>OPA694 can be very susceptible to decreased<br>stability and closed-loop response peaking when a<br>stage continues to hold them low even as the Stability and closed-loop response peaking when a<br>capacitive load is placed directly on the output pin.<br>When the amplifier open-loop output resistance is<br>considered, this capacitive load introduces an<br>additional pole in th pulse response fidelity, and/or distortion, the simplest **NOISE PERFORMANCE** and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series Wideband, current-feedback op amps generally have isolation resistor between the amplifier output and the a higher output noise than comparable isolation resistor between the amplifier output and the a higher output noise than comparable capacitive load. This does not eliminate the pole from voltage-feedback op amps. The OPA694 offers an the loop response, but rather shifts it and adds a zero excellent balance between voltage and current noise at a higher frequency. The additional zero acts to terms to achieve low output noise. The inverting cancel the phase lag from the capacitive load pole, current noise  $(24pA/\sqrt{Hz})$  is significantly lower than cancel the phase lag from the capacitive load pole, current noise  $(24pA/\sqrt{Hz})$  is significantly lower than thus increasing the phase margin and improving earlier solutions, while the input voltage noise thus increasing the phase margin and improving earlier solutions, while the input voltage noise<br>stability. (2.1nV/ $\sqrt{Hz}$ ) is lower than most unity-gain stable

The OPA694 provides good distortion performance into a 100 $\Omega$  load on  $\pm 5V$  supplies. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic will dominate the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network—in the noninverting configuration (see Figure 31), this is the sum of  $R_F + R_G$ , while in the inverting configuration it is just  $R_F$ . Also, providing an additional supply decoupling capacitor  $(0.1 \mu F)$ between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing **Figure 40. Op Amp Noise Analysis Model** increases harmonic distortion directly. The Typical Characteristics show the 2nd-harmonic increasing at

### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

**DRIVING CAPACITIVE LOADS a** little less than the expected 2x rate, while the One of the most demanding and yet very common<br>load conditions for an op amp is capacitive loading.<br>Often, the capacitive load is the input of an and apacitance that ADC—including additional external capacitance that<br>ADC—in

voltage-feedback op amps. The OPA694 offers an  $(2.1nV/\sqrt{Hz})$  is lower than most unity-gain stable, The Typical Characteristics show the recommended<br>  $R_S$  vs Capacitive Load (Figure 15) and the resulting<br>
frequency response at the load. Parasitic capacitive<br>
loads greater than  $2pE$  can begin to degrade the<br>
loads great Ioads greater than 2pF can begin to degrade the<br>performance of the OPA694. Long PCB traces,<br>unmatched cables, and connections to multiple<br>devices can easily cause this value to be exceeded.<br>Always consider this effect car **DISTORTION PERFORMANCE** voltage or current density terms in either nV/ $\sqrt{Hz}$  or pA/ $\sqrt{Hz}$ .



Copyright © 2004–2010, Texas Instruments Incorporated 15

The total output spot noise voltage can be computed  $=$ as the square root of the sum of all squared output noise voltage contributors. Equation 4 shows the general form for the output noise voltage using the A fine-scale, output offset null, or DC operating point terms shown in Figure 40.

$$
E_{\circ}E = \sqrt{\left(\begin{array}{cc} \frac{1}{M} \hat{J} & P_{\text{B}} \\ \frac{1}{M} & \frac{1}{M} \
$$

Eividing this expression by the noise gain pixe  $-$  (1.7) accuracy of the precision op amp along with the  $R_F/R_G$ )] will give the equivalent input-referred spot signal bandwidth of the OPA694. Figure 41 shows a noise volta noise voltage at the noninverting input, as shown in  $\frac{1}{2}$  noninverting G = +10 circuit that holds an output Equation 5.

$$
E_{N}E=\sqrt{\frac{1}{N}\hat{d}l}R_{BN} \frac{4}{3}\hat{d}kTR + s \left(\frac{I_{Bi}R_{F}}{NG}\right)^{2} + \frac{4kTR_{F}}{NG}
$$
(5)

Evaluating these two equations for the OPA694 circuit and component values (see Figure 31) gives a total output spot noise voltage of  $11.2nV/\sqrt{Hz}$  and a total equivalent input spot noise voltage of  $5.6$ n $V/\sqrt{Hz}$ . This total input-referred spot noise voltage is higher than the  $2.1nV/\sqrt{Hz}$  specification for the op amp voltage noise alone. This reflects the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high-gain configurations (as suggested previously), the total input-referred voltage noise given by Equation 5 will approach just the  $2.1 \text{nV}/\sqrt{\text{Hz}}$  of the op amp itself. For example, going to a gain of +10 using  $R_F$  = 178 $\Omega$  will give a total input-referred noise of  $2.36nV/\sqrt{Hz}$ .

### **DC ACCURACY AND OFFSET CONTROL Circuit**

A current-feedback op amp like the OPA694 provides exceptional bandwidth in high gains, giving fast pulse This DC-coupled circuit provides very high signal settling bandwidth using the OPA694. At lower frequencies, settling, but only moderate DC accuracy. The bandwidth using the OPA694. At lower frequencies,<br>Electrical Characteristics show an input offset voltage the output voltage is attenuated by the signal gain Electrical Characteristics show an input offset voltage comparable to high-speed, voltage-feedback and compared to the original input voltage at the amplifiers. However, the two input bias currents are inputs of the OPA237 (this is a low-cost, precision somewhat higher and are unmatched. Whereas bias voltage-feedback op amp with 1.5MHz gain current cancellation techniques are very effective with bandwidth product). If these two do not agree (due to most voltage-feedback op amps, they do not DC offsets introduced by the OPA694), the OPA237<br>generally reduce the output DC offset for wideband. Sums in a correction current through the 2.86kQ generally reduce the output DC offset for wideband, sums in a correction current through the current-feedback op amps. Since the two input bias inverting summing path. Several current-feedback op amps. Since the two input bias inverting summing path. Several design currents are unrelated in both magnitude and polarity, considerations will allow this circuit to be optimized. matching the source impedance looking out of each First, the feedback to the OPA237 noninverting input input to reduce their error contribution to the output is must be precisely matched to the high-speed signal ineffective. Evaluating the configuration of Figure 31, gain. Making the  $2k\Omega$  resistor to ground an adjustable using worst-case +25°C input offset voltage and the resistor would allow the low- and high-frequency<br>two input bias currents, gives a worst-case output gains to be precisely matched. Second, the crossover two input bias currents, gives a worst-case output offset range equal to: The Control of the Control of the OPA237 passes control to: The offset range equal to:

 $\pm (NG \times V_{OS}) \pm (I_{BN} \times R_S/2 \times NG) \pm (I_{BI} \times R_F)$ 

$$
= \pm (2 \times 3\text{mV}) \pm (20\mu\text{A} \times 25\Omega \times 2) \pm (402\Omega \times 18\mu\text{A})
$$

$$
= \pm 6 \text{mV} + 1 \text{mV} \pm 7.24 \text{mV} = \pm 14.24 \text{mV}
$$

adjustment, is sometimes required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most simple adjustment techniques do not correct for temperature drift. It is possible to combine a lower speed, Dividing this expression by the noise gain  $[NG = (1 + 1 + 1)]$  precision op amp with the OPA694 to get the DC offset voltage less than ±7.5mV over-temperature with > 150MHz signal bandwidth.



**Figure 41. Wideband, DC-Connected Composite**

to the OPA694 must occur with exceptional phase linearity. These two issues reduce to designing for where  $NG =$  noninverting signal gain  $pole/zero$  cancellation in the overall transfer function. Using the 2.86 $k\Omega$  resistor will nominally satisfy this

16 Copyright © 2004–2010, Texas Instruments Incorporated



requirement for the circuit in Figure 41. Perfect **BOARD LAYOUT GUIDELINES** cancellation over process and temperature is not<br>
possible. However, this initial resistor setting and<br>
List frequence anglifies the CDACA required

 $P_D \times \theta_{JA}$ . The total internal power dissipation  $(P_D)$  is unbroken elsewhere on the board. the sum of quiescent power  $(P_{DQ})$  and additional **b) Minimize the distance**  $(< 0.25$ in, or 0.635cm) power dissipated in the output stage  $(P_{DL})$  to deliver from the power supply pipe to bigh frequency 0.1. E power dissipated in the output stage (P<sub>DL</sub>) to deliver from the power-supply pins to high-frequency 0.1µF<br>load power. Quiescent power is simply the specified decoupling capacitors. At the device pins, the ground load power. Quiescent power is simply the specified<br>no-load supply current times the total supply voltage and power plane layout should not be in close<br>across the part.  $P_{DL}$  will depend on the required proximity to the across the part.  $P_{DL}$  will depend on the required<br>output signal and load but would, for a grounded<br>resistive load, be at a maximum when the output is<br>fixed at a voltage equal to 1/2 either supply voltage<br>(for equal bigo  $=$  V<sub>S</sub> <sup>2</sup>/(4  $\times$  R<sub>L</sub>) where R<sub>L</sub>

As a worst-case example, compute the maximum  $T_J$  frequencies, should also be used on the main supply<br>using an OPA694IDBV (SOT23-5 package) in the device and may be placed somewhat farther from<br>circuit of Figure 31 operat

Although this is still below the specified maximum and carbon composition, axially-leaded resistors can junction temperature, system reliability considerations also provide good high-frequency performance.<br>
may require lower junction temperatures. Remember, again keep their leads and PCB trace length as short this is a worst-case internal power dissipation—use as possible. Never use wirewound type resistors in a your actual signal and load to compute  $P_{DL}$ . The high-frequency application. Since the output pin and highest possible internal dissipation will occur if the inverting input pin are the most sensitive to parasitic highest possible internal dissipation will occur if the inverting input pin are the most sensitive to parasitic<br>load requires current to be forced into the output for a canacitance always position the feedback and series load requires current to be forced into the output for capacitance, always position the feedback and series positive output voltages or sourced from the output capacitance, always position the east possible to the positive output voltages or sourced from the output output resistor, if any, as close as possible to the post<br>for negative output voltages. This puts a high current output pin. Other network, components, such as through a large internal voltage drop in the output noninverting input termination resistors, should also<br>transistors. The *Output Voltage and Current* be placed close to the package Where double-side transistors. The Output Voltage and Current be placed close to the package. Where double-side<br>Limitations plot (Figure 21) shown in the Typical component mounting is allowed place the feedback Limitations plot (Figure 21) shown in the Typical component mounting is allowed, place the feedback<br>Characteristics includes a boundary for 1W maximum resistor directly under the package on the other side Characteristics includes a boundary for 1W maximum esistor directly under the package on the other side<br>internal power dissipation under these conditions.

# **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

**OPA694**

possible. Towever, this limital resistor setting and<br>precise gain matching will minimize long-term pulse careful attention to board layout parasitics and<br>external component types. Recommendations that will optimize performance include: **THERMAL ANALYSIS**

Due to the high output power capability of the<br>
OPA694, heatsinking or forced airflow may be<br>
required under extreme operating conditions.<br>
Maximum desired junction temperature will set the<br>
maximum allowed internal power described below. In no case should the maximum<br>junction temperature be allowed to exceed +150°C. The signal the signal I/O pins should be opened<br>junction temperature be allowed to exceed +150°C. The all of the ground and p Operating junction temperature  $(T_J)$  is given by  $T_A$  + pins. Otherwise, ground and power planes should be

(for equal pipolar supplies). Onder this condition  $P_{DL}$  always be decoupled with these capacitors. An optional supply decoupling capacitor across the two loading.<br>loading. power supplies (for bipolar operation) will imp Note that it is the power in the output stage and not in  $2nd$ -harmonic distortion performance. Larger  $(2.2\mu$ F the load that determines internal power dissipation.  $\begin{array}{ccc} \text{to} & 6.8 \mu \text{F} \end{array}$  decoupling capacitors, effective at lower

grounded 20 load to +2.5V DC: **c) Careful selection and placement of external**  $P_D$  = 10V × 6.0mA + 5<sup>2</sup>/[4 × (20Ω || 804Ω)] = 380mΩ **components will preserve the high-frequency**<br>**performance of the OPA694.** Resistors should be a performance of the OPA694. Resistors should be a Maximum T<sub>J</sub> = +85°C + (0.38W x (150°C/W) = 142°C very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal-film Again, keep their leads and PCB trace length as short output pin. Other network components, such as of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value, as described previously. Increasing its value will reduce the bandwidth, while decreasing it will give a more peaked frequency response. The  $402\Omega$  feedback

resistor used in the Electrical Characteristic tables at trace as a capacitive load in this case and set the a gain of  $+2$  on  $\pm 5V$  supplies is a good starting point series resistor value as shown in the plot of for design. Note that a 430Ω feedback resistor, rather Becommended R<sub>S</sub> vs Capacitive Load. This will not than a direct short, is recommended for the unity-gain preserve signal integrity as well as a than a direct short, is recommended for the unity-gain follower application. A current-feedback op amp doubly-terminated line. If the input impedance of the requires a feedback resistor even in the unity-gain destination device is low, there will be some signal follower configuration to control stability.  $\qquad \qquad$  attenuation due to the voltage divider formed by the

series output into the terminating impedance. **d) Connections to other wideband devices** on the board may be made with short, direct traces or **e) Socketing a high-speed part like the OPA694 is** through onboard transmission lines. For short **not recommended.** The additional lead length and connections, consider the trace and the input to the pin-to-pin capacitance introduced by the socket can next device as a lumped capacitive load. Relatively create an extremely troublesome parasitic network wide traces (50mils to 100mils, or 1,270mm to which can make it almost impossible to achieve a 2,540mm) should be used, preferably with ground smooth, stable frequency response. Best results are and power planes opened up around them. Estimate obtained by soldering the OPA694 onto the board.. the total capacitive load and set  $R_S$  from the plot of The additional lead length and pin-to-pin capacitance Recommended  $R_S$  vs Capacitive Load (Figure 15). introduced by the socket can create an extremely Low parasitic capacitive loads  $(<$  5pF) may not need an  $R_s$ , since the OPA694 is nominally compensated almost impossible to achieve a smooth, stable to operate with a 2pF parasitic load. If a long trace is frequency response. Best results are obtained by to operate with a 2pF parasitic load. If a long trace is required, and the 6dB signal loss intrinsic to a soldering the OPA694 onto the board. doubly-terminated transmission line is acceptable, implement a matched impedance transmission line **INPUT AND ESD PROTECTION** Later microstrip or stripline techniques (consult an<br>
ECL design handbook for microstrip and stripline<br>
layout techniques). A 50Ω environment is normally<br>
not necessary onboard, and in fact, a higher<br>
impedance environmen shown in the *Distortion versus Load* plots. With a characteristic board trace impedance defined based device pins have limited ESD protection using internal on board material and trace dimensions, a matching diodes to the series resistor into the trace from the output of the These diodes provide moderate protection to input OPA694 is used as well as a terminating shunt overdrive voltages above the supplies as well. The resistor at the input of the destination device. protection diodes can typically support 30mA resistor at the input of the destination device. In protection diodes can typically support 30mA<br>Remember-also-that-the-terminating-impedance-will continuous current. Where higher currents are Remember also that the terminating impedance will continuous current. Where higher currents are be the parallel combination of the shunt resistor and consistie (for example in systems with +15V supply the input impedance of the destination device: this parts driving into the OPA694), current-limiting series to the two inputs. Keep trace impedance. The high output voltage and current these resistor values as low as possible, since high capability of the OPA694 allows multiple destination values degrade both noise performance and devices to be handled as separate transmission lines, frequency response. each with their own series and shunt terminations. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the



introduced by the socket can create an extremely troublesome parasitic network which can make it

possible (for example, in systems with  $±15V$  supply resistors should be added into the two inputs. Keep



**Figure 42. Internal ESD Protection**



**EXAS** 

**NSTRUMENTS** 

### **www.ti.com** SBOS319G –SEPTEMBER 2004–REVISED JANUARY 2010

# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



# **REVISION HISTORY**

### **Changes from Revision E (March, 2006) to Revision F Page**

• Changed Storage Temperature minimum value from Ì40°C to Ì65°C .. 2

## **PACKAGING INFORMATION**

**STRUMENTS** 



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

# **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





**TEXAS**<br>INSTRUMENTS

www.ti.com 7-Oct-2009

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



А. All linear dimensions are in millimeters.

**B.** This drawing is subject to change without notice.

Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.  $\mathbb{C}.$ 

D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)



NOTES:

- A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



 $D (R-PDSO-G8)$ 

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AA.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



**TI E2E Community Home Page** e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated