Quad Single Supply Comparators

These comparators are designed for use in level detection, low-level sensing and memory applications in consumer automotive and industrial electronic applications.


- Single or Split Supply Operation
- Low Input Bias Current: 25 nA (Typ)
- Low Input Offset Current: ±5.0 nA (Typ)
- Low Input Offset Voltage: ±1.0 mV (Typ) LM139A Series
- Input Common Mode Voltage Range to Gnd
- Low Output Saturation Voltage: 130 mV (Typ) @ 4.0 mA
- TTL and CMOS Compatible
- ESD Clamps on the Inputs Increase Reliability without Affecting **Device Operation**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc		Vdc
LM239, A/LM339A/LM2901, V		+36 or ±18	
MC3302		+30 or ±15	
Input Differential Voltage Range	VIDR		Vdc
LM239, A/LM339A/LM2901, V		36	
MC3302		30	
Input Common Mode Voltage Range	VICMR	-0.3 to V _{CC}	Vdc
Output Short Circuit to Ground (Note 1)	I _{SC}	Continuous	
Power Dissipation @ T _A = 25°C	PD		
Plastic Package		1.0	W
Derate above 25°C		8.0	mW/°C
Junction Temperature	TJ	150	°C
Operating Ambient Temperature Range	TA		°C
LM239, A		-25 to +85	
MC3302		-40 to +85	
LM2901		-40 to +105	
LM2901V		-40 to +125	
LM339, A		0 to +70	
Storage Temperature Range	T _{sta}	-65 to +150	°C

NOTE: 1. The maximum output current may be as high as 20 mA, independent of the magnitude of V_{CC}. Output short circuits to $V_{\hbox{\footnotesize{CC}}}$ can cause excessive heating and eventual destruction. Figure 1. Circuit Schematic

- Input Output VCC



NOTE: Diagram shown is for 1 comparator.




http://onsemi.com





SO-14 **D SUFFIX CASE 751A**

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0 \text{ Vdc}$, $T_A = +25^{\circ}\text{C}$, unless otherwise noted)

	1	LM239A/339A LM239/339		LM2901/2901V			MC3302							
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (Note 4)	VIO	-	±1.0	±2.0	_	±2.0	±5.0	-	±2.0	±7.0	_	±3.0	±20	mVdc
Input Bias Current (Notes 4, 5) (Output in Analog Range)	I _{IB}	-	25	250	_	25	250	_	25	250	-	25	500	nA
Input Offset Current (Note 4)	lιΟ	_	±5.0	±50	-	±5.0	±50	_	±5.0	±50	-	±3.0	±100	nA
Input Common Mode Voltage Range	VICMR	0	_	V _{CC} -1.5	0	-	V _{CC} -1.5	0	-	V _C C -1.5	0	-	V _{CC} -1.5	V
Supply Current $R_L = \infty$ (For All Comparators) $R_L = \infty$, $V_{CC} = 30 \text{ Vdc}$	ICC	_ _	0.8 1.0	2.0 2.5	-	0.8 1.0	2.0 2.5	_ _	0.8 1.0	2.0 2.5		0.8 1.0	2.0 2.5	mA
Voltage Gain R _L ≥ 15 kΩ, V _{CC} = 15 Vdc	AVOL	50	200	_	50	200	_	25	100	_	25	100	_	V/mV
Large Signal Response Time $\begin{aligned} &V_I = \text{TTL Logic Swing,} \\ &V_{ref} = 1.4 \text{ Vdc, } V_{RL} = 5.0 \text{ Vdc,} \\ &R_L = 5.1 \text{ k}\Omega \end{aligned}$	_	_	300	_	-	300	-	_	300	-	-	300	_	ns
Response Time (Note 6) $V_{RL} = 5.0 \text{ Vdc}, R_L = 5.1 \text{ k}\Omega$	-	-	1.3	-	-	1.3	_	-	1.3	_	-	1.3	-	μs
Output Sink Current $V_I(-) \ge +1.0 \text{ Vdc}, V_I(+) = 0,$ $V_O \le 1.5 \text{ Vdc}$	ISink	6.0	16	-	6.0	16	-	6.0	16	_	6.0	16	-	mA
$ \begin{aligned} & \text{Saturation Voltage} \\ & \text{V}_I(-) \geq +1.0 \text{ Vdc}, \text{ V}_I(+) = 0, \\ & \text{I}_{Sink} \leq 4.0 \text{ mA} \end{aligned} $	V _{sat}	-	130	400	_	130	400	-	130	400	_	130	500	mV
Output Leakage Current $V_I(+) \ge +1.0 \text{ Vdc}, V_I(-) = 0,$ $V_O = +5.0 \text{ Vdc}$	lOL	-	0.1	_	_	0.1	-	-	0.1	_	_	0.1	_	nA

PERFORMANCE CHARACTERISTICS ($V_{CC} = +5.0 \text{ Vdc}$, $T_A = T_{low}$ to T_{high} [Note 3])

		LM2	239A/3	39A	LM239/339		LM239/339 LM2901/2901V		01V	MC3302		2		
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (Note 4)	VIO	_	_	±4.0	-	-	±9.0	_	_	±15	_	_	±40	mVdc
Input Bias Current (Notes 4, 5) (Output in Analog Range)	I _{IB}	-	-	400	-	_	400	-	-	500	-	-	1000	nA
Input Offset Current (Note 4)	lιο	_	_	±150	_	_	±150	_	_	±200	_	_	±300	nA
Input Common Mode Voltage Range	VICMR	0	-	V _C C -2.0	0	_	V _{CC} -2.0	0	-	V _C C -2.0	0	-	V _C C -2.0	V
Saturation Voltage $V_I(-) \ge +1.0 \text{ Vdc}, V_I(+) = 0,$ $I_{Sink} \le 4.0 \text{ mA}$	V _{sat}	-	-	700	-	-	700	-	-	700	-	-	700	mV
Output Leakage Current $V_I(+) \ge +1.0 \text{ Vdc}, V_I(-) = 0,$ $V_O = 30 \text{ Vdc}$	lOL	-	-	1.0	-	-	1.0	-	-	1.0	-	-	1.0	μА
Differential Input Voltage All V _I ≥ 0 Vdc	VID	_	_	VCC	ı	_	Vcc	-	_	VCC	ı	-	VCC	Vdc

NOTES: 3. (LM239/239A) $T_{low} = -25^{\circ}C$, $T_{high} = +85^{\circ}$ (LM339/339A) $T_{low} = 0^{\circ}C$, $T_{high} = +85^{\circ}C$ (MC3302) $T_{low} = -40^{\circ}C$, $T_{high} = +85^{\circ}C$ (LM2901) $T_{low} = -40^{\circ}C$, $T_{high} = +105^{\circ}C$ (LM2901V) $T_{low} = -40^{\circ}C$, $T_{high} = +125^{\circ}C$ 4. At the output switch point, $V_{O} = 1.4$ Vdc, $R_{S} \le 100 \ \Omega \ 5.0$ Vdc $\le V_{CC} \le 30$ Vdc, with the inputs over the full common mode range (0 Vdc to V_{CC} -1.5 Vdc).


5. The bias current flows out of the inputs due to the PNP input stage. This current is virtually constant, independent of the output state.

^{6.} The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger signals, 300 ns is typical.

Figure 2. Inverting Comparator with Hystersis

+ VCC + R1 + VCC + R1 + R2 + R1 R3 \simeq R1 // R_{ref} + R1 R3 \simeq R1 // R_{ref} + R2 VH = $\frac{R1 // R_{ref}}{R_{1//} R_{ref}}$ [VO(max) - VO(min)] R2 \gg Rref // R1

Figure 3. Noninverting Comparator with Hysteresis



Typical Characteristics

 $(V_{CC} = 15 \text{ Vdc}, T_A = +25^{\circ}\text{C} \text{ (each comparator) unless otherwise noted.)}$

Figure 4. Normalized Input Offset Voltage




Figure 5. Input Bias Current




Figure 6. Output Sink Current versus
Output Saturation Voltage






Figure 7. Driving Logic



 R_S = Source Resistance R_S = R_S

Logic	Device	V _{CC}	R _L kΩ
CMOS	1/4 MC14001	+15	100
TTL	1/4 MC7400	+5.0	10


Figure 8. Squarewave Oscillator



APPLICATIONS INFORMATION

These quad comparators feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (VOL to VOH). To alleviate this situation input resistors $<10~\mathrm{k}\Omega$ should be used. The

Figure 9. Zero Crossing Detector (Single Supply)



D1 prevents input from going negative by more than 0.6 V.

$$R1 + R2 = R3$$


$$R3 \le \frac{R5}{10} \text{ for small error in zero crossing}$$

addition of positive feedback (< 10 mV) is also recommended. It is good design practice to ground all unused input pins.

Differential input voltages may be larger than supply voltages without damaging the comparator's inputs. Voltages more negative than -300~mV should not be used.

Figure 10. Zero Crossing Detector (Split Supplies)

 $V_{in(min)} \approx 0.4 \text{ V}$ peak for 1% phase distortion ($\Delta\Theta$).




ORDERING INFORMATION

Device	Package	Shipping
LM239D	SO-14	55 Units / Rail
LM239AD	SO-14	55 Units / Rail
LM239DR2	SO-14	2500 Units / Tape & Reel
LM239ADR2	SO-14	2500 Units / Tape & Reel
LM239N	DIP 14	25 Units / Rail
LM239AN	DIP 14	25 Units / Rail
LM339D	SO-14	55 Units / Rail
LM339AD	SO-14	55 Units / Rail
LM339DR2	SO-14	2500 Units / Tape & Reel
LM339ADR2	SO-14	2500 Units / Tape & Reel
LM339N	DIP 14	25 Units / Rail
LM339AN	DIP 14	25 Units / Rail
LM2901D	SO-14	55 Units / Rail
LM2901DR2	SO-14	2500 Units / Tape & Reel
LM2901N	DIP 14	25 Units / Rail
LM2901VD	SO-14	55 Units / Rail
LM2901VDR2	SO-14	2500 Units / Tape & Reel
LM2901VN	DIP 14	25 Units / Rail

PACKAGE DIMENSIONS

N, P SUFFIX PLASTIC PACKAGE CASE 646-06 ISSUE L



- NOTES:
 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE
 POSITION AT SEATING PLANE AT MAXIMUM
 MATERIAL CONDITION.
 2. DIMENSION L TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD
 FI ASH
- FLASH.


 4. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.300	BSC	7.62		
M	0°	10°	0°	10°	
N	0.015	0.039	0.39	1.01	

PACKAGE DIMENSIONS

D SUFFIX PLASTIC PACKAGE CASE 751A-03 (SO-14)

ISSUE F



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	INC	HES	
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

USA/EUROPE Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line*: 303-675-2167

800-344-3810 Toll Free USA/Canada *To receive a Fax of our publications

N. America Technical Support: 800-282-9855 Toll Free USA/Canada

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549

Phone: 81-3-5487-8345 Email: r14153@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.