OKI Semiconductor MSM6882-3/6882-5

2400/1200 bps Single Chip MSK Modem

GENERAL DESCRIPTION

The MSM6882-3/6882-5 is a single chip MSK (Minimum Shift Keying) modem which is fabricated by Oki's low power consumption CMOS silicon gate technology.

The demodulator receives the data to be transmitted (SD) synchronized with the transmit timing clock (ST) generated by the on-chip clock generator. The signal, which is modulated by MSK method, is output.

The demodulator converts the received MSK signal to the received data (RD) by means of a delay detection technique after limiting the band of the received MSK signal. This signal is input to the digital PLL and the regenerated timing clock (RT) is output from the demodulator, synchronized with the RD.

FEATURES

- Signal power supply: +3.6 V (MSM6882-3)
- +5 V (MSM6882-5) • On-chip SCF (Switched Capacitor Filter)
- The transmit filter can be also used as voice splatter filter.
- The receive timing re-generator has two different lock-in time performance options to be chosen from.
- Bit rate 2400/1200 bps
- CCIR Rec. 623

•

- The modulation method can be selected from COS-FFSK and SIN-FFSK.
- Built-in crystal oscillation circuit

Package options:		
22-pin plastic DIP	(DIP22-P-400-2.54)	(Product name: MSM6882-3RS)
		(Product name: MSM6882-5RS)
24-pin plastic SOP	(SOP24-P-430-1.27-K)	(Product name: MSM6882-3GS-K)
		(Product name: MSM6882-5GS-K)

BLOCK DIAGRAM



* Post Detection Filter

PIN CONFIGURATION (TOP VIEW)







24-Pin Plastic SOP

NC: No connect pin

PIN DESCRIPTION

Name	Description								
X1	Crystal connection pins. A 3.6864 MHz or 7.3728 MHz crystal shall be connected.								
X2	When an external clock is applied for MSM6882's oscillation source, it has to be input to X2. In this case, X2 has to be AC-coupled by the capacitor of 200 pF. X1 shall be left open.								
MCS	Master clock selection. MCS Crystal or External Clock 0 3.6864 MHz 1 7.3728 MHz								
ME	Modulator enable. When a "high" is input on this pin, MSK modulator output is connected to the input of transmit LPF. When a "low" is input on this pin, TI is connected to the input of transmit LPF.								
SD	Send data input. The data on this pin is synchronized with the rising edge of ST and input to MSK modulator as an actual transmit data. SD								
ST	This timing signal is used to latch serial input data on the SD pin. The frequency of ST coincides with the transmission bit rate.								
SIN	Modulation method selection. Data put on this pin selects either SINE FAST FSK or COSINE FAST FSK. Data (2400 bps) Sine Fast FSK Cosine Fast FSK								
PRE	Preamble or data transmission selection. When a "low" is input on this pin, the data put on the SD pin is output on the AO pin. When a "high" is input on this pin, the data put on the SD pin is neglected and preamble data is output. Data put on PRE is latched on the rising edge of ST. Preamble means to modulate as 010101pattern.								

OKI Semiconductor

MSM6882	-3/6882-5	5
11101110004	-5/0002-0	,

Name			De	escription				
	Baud rate selection.							
	Master Clock	MCS	BR	Bit Rate	Carrier F	Freq. (Hz)		
	(MHz)			(bps)	Mark	Space		
BR	7.3728	1	1	2400	1200	2400		
DIX		1	0	1200	1200	1800		
	3.6864	0	0	1200	1200	1800		
	3 6864	1	1	1200	600	1200		
		1	0	600	600	900		
SG 	The DC voltage is ap peripheral circuits wh impedance lower and capacitors should be Ground. (0 V)	proximately nich must be d ensure the connected	half of V _{DD} , se implemente e device perfe from SG to C	to the analog int d by AC-couplir prmance of this GND and from S	erfaces signa ng. To make t device, more iG to V _{DD} .	ls of Al, AO, and Tl with his voltage source than 0.1 μF bypass		
TI	Voice signal input. The signal input to th which, gives the spla When this function is TI is biased to SG th	his pin can b htter filter for s used, digita rough interr	be sent out to r voice band s al "0" must be nal resistor.	AO through the signal. e input to ME.	e transmit LPF	F, the characteristics of		
AO	FT ME "1" "1" "0" "1" "0" "0" "0" "0" SD "1"	Modu- lator	ransmit LPF Power On Power Down Power Down	The The er down smit LPF	State of A MSK Sigr Voice Sigr Output of Re No-signal (SC	AO nal nal ceive BPF devel)		
	The state when $\overline{\text{FT}}$ and ME = "0" is shown above. When the input digital data on $\overline{\text{FT}}$ changes to "1" from "0", AO remains to be connected to SG during about 2 ms and after that, and AO is switched to transmit LPF. This delay time prevents AO from outputting meaningless signal during transient time from power down to on of LPF.							

Name	Description						
AI	Receive analog signal input. Al is biased internally to SG with about 100 k Ω same as TI.						
CDT	Device test. This pin should be connected to GND.						
CDO	Device test. This pin should be opened.						
RD	Demodulated serial data output. This data is synchronized with the re-generated timing clock RT.						
RT	Receive data timing clock output. This signal is re-generated by internal digital PLL. Synchronizing to negative edge of RT, RD is output. RT						
CF	Receive data timing clock is re-generated by digital PLL of which phase correcting speed can be selected with CF. When a digital "1" is put on CF and phase difference between receive data timing and RT is more than 22.5 degree, phase correcting speed is high. In this case, as the phase difference enters within 22.5 degrees, that speed changes to low immediately. When digital "0" is input to CF, phase correcting speed of PLL remains low regardless of the phase difference. Usually, CF is connected to digital "1".						
СТ	PLL's lock-in characteristics can be selected with CT. When digital "1" is put on CT, PLL requires max. 50 bit alternative data pattern. On the other hand, when digital "0" is input to CT, PLL can be locked in below 18-bit data. CF CT MIN TYP MAX UNIT 1 0 - 18 1 1 50						
FT	Control signal for the internal connection of AO. Refer to column AO. When digital "0" is input to this pin, transmit LPF enters in power down mode, but the output buffer operational amplifier remains active. In this case, AO is at SG level.						
V _{DD}	Power supply. MSM6882-3: 3.6 V MSM6882-5: 5 V This device is sensitive to supply noise as switched capacitor techniques are utilized. A bypass capacitor of more than 2.2 μ F between V _{DD} and GND is indispensable to ensure the performance. If an input signal is present at AI when power is turned on, the RD output may be fixed at "0". In this case, RD becomes normal when 2 bits or more of "0" signal are continually input to AI. The RD output is not fixed at "0" unless signals are input to AI for more than 10 ms after power is turned on.						

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	Ta = 25°C	-0.3 to 7.0	V
Input Voltage *1	VI	With respect to GND	–0.3 to V _{DD} +0.3	v
Operating Temperature	T _{op}	—	–25 to 70	ŝ
Storage Temperature	T _{STG}	—	–55 to 150	C

*1 MCS, ME, SD, SIN, PRE, BR, TI, AI, CDT, CF, CT, FT

RECOMMENDED OPERATING CONDITIONS

	Parameter	Symbol	Condition		Min. Typ. Max.		Unit	
		V	With respect to	*1	3.0	3.6	4.0	
Power Supply Voltage		V _{DD}	GND	*2	4.5	5	5.5	V
		GND	_	Contained With. Typ. Max. ith respect to GND *1 3.0 3.6 4.0 *2 4.5 5 5.5 - - 0 - - -25 25 70 MCS = "1" 7.3721 7.3728 7.3735 MCS = "0" 3.6860 3.6864 3.6868 CS = "1", BR = "1" - 2400 - BR = "0" - 1200 - - - 0.1 - - 0.047 - - - 0.047 - - - 0.047 - - - 0.047 - - - 0.047 - - - - 0.047 - - - 0.047 - - - 0.047 - - - 50 - - - - 50 - - - 50 -				
Oper	ating Temperature	T _{op}	_		-25	25	70	°C
Cruch	al Decement Frequency	£	MCS = "1"		7.3721	7.3728	7.3735	N4L1-
Crysi	al Resonant Frequency	X'TAL	MCS = "0"		3.6860	3.6864	3.6868	INIHZ
Data	Speed	т	MCS = "1", BR = "	'1"		2400		hit/aga
Dala	Speeu	۱ _S	BR = "0"		_	1200		DIVSEC
C1		_	_		_	2.2	_	
C2		_	_		_	0.1	_	
C3		_	_		_	0.047	_	
C4		_	$R_{LX} \ge 40 \ k\Omega$		_	0.047	_	μΓ
C5		_	_		_	0.047	_	
C6		_	—			0.1		
	Oscillation Frequency					7.3728		MHz
	Frequency Deviation		25 ±5°C		-100	_	+100	2 2 2 2
stal	Temperature Characteristics	_	At30 to +70°C		-100	—	+100	ррп
Cr	Equivalent Series Resistance	_	_	_		_	50	Ω
	Load Capacitance	_	_			16		pF
	Oscillation Frequency	_	_		_	3.6864	_	MHz
	Frequency Deviation	_	25 ±5°C		-100	_	+100	
stal	Temperature Characteristics	_	At -30 to +70°C		-100	_	+100	ppm
Cry	Equivalent Series Resistance	_	_		_	_	100	Ω
	Load Capacitance	_	_		—	16		pF

*1 MSM6882-3

*2 MSM6882-5

ELECTRICAL CHARACTERISTICS

DC Characteristics

		(MSM68	882-3: V _{DD}	= 3 to 4 V	′, Ta = –2	25 to 70°C)
		(MSM68	82-5: V _{DD} =	= 5 ±0.5 \	′, Ta = –2	25 to 70°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	1	Normal Operating Mode	_	4	8	
Dower Cumply Current *1	IDD	FT = "1"	_	5.5	11	A
		Power Down Mode	_	3.5	7	ШA
	IDDS	FT = "0"		5.0	10	
Insuit Lookana Ourrant *0	I _{IL}	$V_{IN} = 0 V$	-10		10	A
input Leakage Current 2	I _{IH}	$V_{IN} = V_{DD}$	-10		10	μΑ
	N	*1	0		0.6	
lanut Voltage *0	VIL		0		0.8	
input voltage 2	V	*1	1.8		V	
	V _{IH}	" I	2.2		V _{DD}	V
	N/		0		0.3	
Output Voltage *1 *3	V _{OL1}	$I_{OL} = 10 \ \mu A / 1.6 \ mA$	0	_	0.4	
	V _{OH1}	I _{OH} = 10 μΑ/400 μΑ	0. 8V _{DD}		V _{DD}	

*1 Upper is specified for the MSM6882-3, lower for the MSM6882-5

*2 MCS, ME, SD, SIN, PRE, BR, CF, CT, FT

*3 ST, RD, RT

Digital Interface Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Data Set-up Time	t _s	See Fig 1	300	_	_	ns
Input Data Hold Time	t _H	See Fig. I	300	_	_	ns
Output Data Delay Time	t _D	See Fig.2	-300	—	300	ns

FEDL6882-02

Analog Interface Characteristics

Transmit signal output (AO)

					(MSM6	882-5: V _{DD}	, = 5 ±0.5 ∖	/, Ta = –25	to 70°C)
Parameter		Symbol		Condition		Min.	Тур.	Max.	Unit
	1200	f _{M1}		DD - "O"	SD = "1"	1199	1200	1201	
Corrier Frequency	bps	f _{s₁}	FT = "1"	DR - U	SD = "0"	1799	1800	1801	⊔ →
Camer Frequency	2400	f _{M2}	ME = "1"	DD - "1"	SD = "1"	1199	1200	1201	ΠZ
	bps	f _{s2}			SD = "0"	2399	2400	2401	
Operational and	*1	V			FT = "1"	-7	-3	-1	dBm
Carrier Level	Ĩ	v _{ox}	RL ≥	40 kΩ	ME = "1"	-3	0	2	*2
Qutaut Amalituda	*4	V	$CL \le 40 \text{ pF}$		FT = "1"	1.4	2.0		V
Output Amplitude	I	V OPP			ME = "0"	2.2	3.0	_	V _{p-p}
Output Resistance		R _{ox}				_	50		Ω
Output Load Resistance R _{LX} —			40	—	_	kΩ			
Output Load Capacitance C _{LX} —			_	_	40	pF			
Output DC Voltage		V _{osx}		_		$0.48V_{DD}$	$0.50V_{DD}$	$0.52V_{DD}$	V

Voice signal input (TI)

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit
Voltage Gain	GT	V_{AO}/V_{TI}		-2	0	+2	dB
Input Signal Laval *1	V		FT = "1"		_	-4	dBm
Input Signal Level *1	V _{TI}		ME = "0"	_		0	*2
Input Resistance	R _{TI}	$f_{TI} \le 4 \text{ kHz}$		40	100	300	kΩ

Built-in signal ground (SG)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
DC Voltage	V_{SG}	Without DC Load	$0.48V_{DD}$	$0.50V_{\text{DD}}$	$0.52V_{\text{DD}}$	V

Receive signal input (AI)

Parameter		Symbol	Condition			Min.	Тур.	Max.	Unit
Input Resistance		R _{AI}	$f_{AI} \le 4 \text{ kHz}$			40	100	300	kΩ
Receive Signal Level		V _{IR1}			BR = "0"	-30	—	0	dBm
		V _{IR2}			BR = "1"	-24	—	0	*2
Bit Error Rate	1200 bps	BER	S/N at Al SIN = "1"	S/N	7 dB	_	2×10^{-3}	_	
					11 dB	_	2×10^{-5}	_	
	2400 bps				10 dB	_	2 × 10 ⁻³		
					14 dB	_	2 × 10 ⁻⁵		

(MSM6882-3: V_{DD} = 3 to 4 V, Ta = -25 to 70°C)

Re-generated receive data timing clock output (RT)

Parameter	Symbol	Condition			Min.	Тур.	Max.	Unit
Data Bit Number for PLL'	N _{PLL1}	CE - "1"	CT = "0"	*3			18	bit
Lock-in	N _{PLL2}		CT = "1"		_	-	50	

*1 Upper is specified for the MSM6882-3, lower for the MSM6882-5

*2 0 dBm = 0.775 Vrms

*3 Data bit number to lock-in within 22.5 degree when receiving the preamble signal (1010... modulation wave). At the beginning of receiving the signal, receive data after receiving the preamble signal of more than the number of these bits and synchronizing with the other modem.

TIMING DIAGRAM







Figure 2 Output Data Timing



BUILT-IN FILTER FREQUENCY CHARACTERISTICS

Note: When BR = "1", frequency converter circuit (MIXER) is prepared before the receive BPF. Therefore, 1200 Hz input signal is converted to 3600 Hz at BPF output for example.

APPLICATION CIRCUIT



PACKAGE DIMENSIONS





Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.