

OKI Semiconductor MS81V32322

Oki, Network Solutions for a Global Society

> **PEDSMS81V32322-01** Issue Date: Jul. 21, 2006

Preliminary

1,114,112-Word × 32-Bit Field Memory

GENERAL DESCRIPTION

The OKI MS81V32322 is a high performance 32-Mbit, $1,100K \times 32$ -bit, Field Memory. It is especially designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. <u>MS81V32322 is a FRAM for wide or low end use in general commodity TVs and VTRs exclusively</u>. <u>MS81V32322 is not designed for the other use or high end use in medical systems, professional graphics systems which require long term picture storage, data storage systems and others.</u>

Each of the 32-bit planes has separate serial write and read ports. These employ independent control clocks to support asynchronous read and write operations. Different clock rates are also supported that allow alternate data rates between write and read data streams.

The MS81V32322 provides high speed FIFO, First-In First-Out, operation without external refreshing: MS81V32322 refreshes its DRAM storage cells automatically, so that it appears fully static to the users. Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic.

The MS81V32322's function is simple, and similar to a digital delay device whose delay-bit-length is easily set by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally controlled write and read reset timings.

Additionally, the MS81V32322 has write mask function or input enable function (IE), and read-data skipping function or output enable function (OE). The differences between write enable (WE) and input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to MS81V32322. The input enable (IE) function allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged. This facilitates data processing to display a "picture in picture" on a TV screen.

FEATURES

- Single power supply: $3.3 \text{ V} \pm 0.3 \text{ V}$
- 1,114,112 words × 32 bits
- Fast FIFO (First-In First-Out) operation
- High speed asynchronous serial access Read/write cycle time 6.6 ns Access time 6 ns
- Randomly accessible leading address
- Variable length delay bit (350 to 1,114,112)
- Write/Read start address settable
- Write mask function (Input enable control)
- Data skipping function (Output enable control)
- Self refresh (No refresh control is required)
- LVTTL compatible inputs and outputs
- Package options: 128-pin plastic TQFP

(TQFP128-P-1414-0.40-K) (MS81V32322-xxTB)


(MS81V32322-XX1B) xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)	Cycle Time (Min.)	Package
MS81V32322-66TB	6 ns	6.6 ns (150 MHz)	128-pin TQFP
MS81V32322-7TB	6.5 ns	7 ns (143 MHz)	

MS81V32322

PIN CONFIGURATION (TOP VIEW)




128-Pin TQFP

Pin Name	Function	Pin Name	Function
SWCK	Serial Write Clock	WAD	Write Address Input
SRCK	Serial Read Clock	RAD	Read Address Input
WE	Write Enable	DI0 to 31	Data Input
RE	Read Enable	DO0 to 31	Data Output
IE	Input Enable	V _{cc}	Power Supply (3.3 V)
OE	Output Enable	V _{SS}	Ground (0 V)
RSTW	Write Reset Clock	V _{cc} Q	Power Supply for output
RSTR	Read Reset Clock	V _{SS} Q	Ground for output

Note: The same power supply voltage must be provided to every V_{CC} pin and $V_{CC}Q$ pin, and the same GND voltage level must be provided to every V_{SS} pin and $V_{SS}Q$ pin.

BLOCK DIAGRAM



PIN DESCRIPTION

Serial Write Clock: SWCK

The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time tDS, and hold time tDH are referenced to the rising edge of SWCK.

Write Reset: RSTW

RSTW is used to set the internal write address pointer. RSTW setup and hold times are referenced to the rising edge of SWCK. The SWCK latches the write address data (21bits serial LSB) from WAD.

Write Enable: WE

WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MS81V32322 is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by WE is 4. After write reset, WE must remain low for more than 1600 ns (tFWD). After write reset, the write operation at address 0 is started after a time tWL form the cycle in which WE is brought high. After write reset, WE should be remained high for 2 cycles after driving WE high first.

Input Enable: IE

IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK. The latency for the write operation control by IE is 4.

Write Address Input: WAD

These pins are used for write address input.

Data Inputs: (DI0-31)

These pins are used for serial data inputs.

Serial Read Clock: SRCK

Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high.

The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval tAC that begins with the rising edge of SRCK. *There are no output valid time restriction on MS81V32322.

Read Reset: RSTR

RSTR is used to set the internal read address pointer. RSTR setup and hold times are referenced to the rising edge of SRCK. The SWCK latches the read address data (21bits serial LSB) from RAD.

Read Enable: RE

The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (tRENS and tRDSS) and RE hold times (tRENH and tRDSH) are referenced to the rising edge of the SRCK clock.

The latency for the read operation control by RE is 4. After read reset, RE must remain low for more than 1600 ns (tFRD). After read reset, the read data at address 0 is output after a time tRL from the cycle in which WE is brought high.

After read reset, RE should be remained high for 2 cycles after driving RE high first.

Output Enable: OE

OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK. The latency for the read operation control by OE is 4.

Read Address Input: RAD

These pins are used for read address input.

Data Out: (DO0-31)

These pins are used for serial data outputs.

MS81V32322

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditon	Rating	Unit
Power Supply Voltage	V _{CC}	Ta = 25°C	-0.5 to +4.6	V
Input Output Voltage	VT	at Ta = 25°C, V _{SS}	-0.5 to +4.6	V
Output Current	I _{OS}	Ta = 25°C	50	mA
Power Dissipation	PD	Ta = 25°C	1	W
Operating Temperature	T _{opr}	_	0 to 70	°C
Storage Temperature	T _{stg}	—	-55 to +150	°C

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур	Max.	Unit
Power Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Input High Voltage	V _{IH}	2.0	Vcc	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	0	+0.8	V
Operating Temperature	Ta	0	25	70	°C

DC Characteristics

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Leakage Current	ILI	$0 < V_{I} < V_{CC} + 0.3 V$	-10	+10	μA
		Other Pins Tested at $V = 0 V$			
Output Leakage Current	I _{LO}	$0 < V_{O} < V_{CC}$	-10	+10	μA
Output "H" Level Voltage	V _{OH}	$I_{OH} = -2 \text{ mA}$	2.4	—	V
Output "L" Level Voltage	V _{OL}	I _{OL} = 2 mA	—	0.4	V
Operating Current	I _{CC1}	Minimum Cycle Time	—	160	mA
		Output Open			
Standby Current	I _{CC2}	Input Pin = V _{IH} /V _{IL}	_	20	mA

Capacitance

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ f} = 1 \text{ MHz})$

		(33))	-, ,
Parameter	Symbol	Max.	Unit
Input Capacitance	Cı	5	pF
Output Capacitance	Co	5	pF

PEDS81V32322-01

OKI Semiconductor

MS81V32322

AC Characteristics

Parameter Symbol MS81V32322-66 MS81V32322-7 Unit Access Time from SRCK tac — 6 — 6.5 ns Dour Hold Time from SRCK tbocx 2 — 2 — ns Dour Enable Time from SRCK tbocx 2 — 3 — ns SWCK ''P Pulse Width twswu 2.5 — 3 — ns Write Address Setup Time twswu 2.5 — 3 — ns Input Data Setup Time twswu 2.5 — 3 — ns Input Data Setup Time twswu 2.5 — 3 — ns Input Data Setup Time twswu 2 — 2 — ns WE Enable Hold Time twss 2 — 2 — ns WE Enable Hold Time twsset 2 — 2 — ns WE Enable Hold Time twsset 2 —			1			±0.3 V, Ta =	0 to 70°C)
Access Time from SRCK I_{AC} $-$ 6 $-$ 6.5 ns Dour Hold Time from SRCK I_{DOCK} 2 $-$ 2 $-$ ns Dour Enable Time from SRCK I_{DOCK} 2 6 2 6.5 ns SWCK "I" Pulse Width I_{WWH} 2.5 $-$ 3 $-$ ns Write Address Setup Time I_{WAH} 1 $-$ 1 $-$ ns Input Data Setup Time I_{WAH} 1 $-$ 1 $-$ ns Write Address Setup Time I_{WAH} 1 $-$ 1 $-$ ns Input Data Neld Time I_{WAH} 1 $-$ 1 $-$ ns WE Enable Hold Time I_{WEBH} 1 $-$ 1 $-$ ns WE Enable Hold Time I_{WEBH} 1 $-$ 1 $-$ ns IE Enable Hold Time I_{WEBH} 1 $-$ 1 $-$ ns </td <td>Parameter</td> <td>Symbol</td> <td>MS81V3</td> <td>32322-66</td> <td>MS81V</td> <td>32322-7</td> <td>Unit</td>	Parameter	Symbol	MS81V3	32322-66	MS81V	32322-7	Unit
Dour Hold Time from SRCK topox 2 2 ns Dour Enable Time from SRCK topox 2 6 2 6.5 ns SWCK "H" Pulse Width twwww 2.5 3 ns Write Address Setup Time twas 2 2 ns Write Address Setup Time twas 1 1 ns Input Data Setup Time twas 2 2 ns WE Enable Setup Time twess 2 2 ns WE Enable Setup Time twess 2 2 ns WE Enable Setup Time ttens 2 2 ns IE Enable Hold Time ttens 2 2 ns IE Enable Setup Time ttens 2 2 ns IE Enable Hold Time ttens			Min.	Max.	Min.	Max.	
Dour Enable Time from SRCK Ibeck 2 6 2 6.5 ns SWCK "H" Pulse Width Iveswith 2.5 3 ns SWCK "L" Pulse Width Iveswith 2.5 3 ns Write Address Setup Time Ivaxit 1 1 ns Input Data Setup Time Ivaxit 1 1 ns Input Data Hold Time Ivaxit 1 1 ns WE Enable Setup Time Iveswit 2 2 ns WE Disable Hold Time Iveswit 1 1 ns WE Disable Hold Time Ivessit 1 1 ns IE Enable Setup Time Ivessit 2 2 ns IE Enable Hold Time Ivessit 1 1 ns IE Enable Hold Time	Access Time from SRCK	t _{AC}	—	6	—	6.5	ns
SWCK "H" Pulse Width Iwswn 2.5 3 ns SWCK "L" Pulse Width Iwswn 2.5 3 ns Write Address Setup Time Iwas 2 2 ns Input Data Bottp Time Iwas 2 2 ns Input Data Bottp Time Iby H 1 1 ns Input Data Bottp Time Iby H 1 1 ns WE Enable Setup Time Iby HNSS 2 2 ns WE Disable Hold Time Iby HNSS 2 2 ns IE Enable Hold Time Ibe NNS 2 2 ns IE Disable Setup Time Ibe Setup Ime 1 1 ns IE Disable Betup Time Ibe Setup Ime 1 1 ns	D _{OUT} Hold Time from SRCK	t _{DDCK}	2	—	2	—	ns
SWCK "L" Pulse Width Iwww 2.5 3 ns Write Address Setup Time twAs 2 2 ns Write Address Hold Time twAH 1 1 ns Input Data Setup Time tbg 2 2 ns Input Data Hold Time tbg 1 1 ns WE Enable Setup Time twess 2 2 ns WE Disable Setup Time twess 2 2 ns IE Enable Setup Time twess 2 2 ns IE Enable Hold Time tuess 2 2 ns IE Disable Hold Time tuess 2 2 ns IE Disable Hold Time tuess 3 1 ns IE Disable Width tweet 3 <td>D_{OUT} Enable Time from SRCK</td> <td>t_{DECK}</td> <td>2</td> <td>6</td> <td>2</td> <td>6.5</td> <td>ns</td>	D _{OUT} Enable Time from SRCK	t _{DECK}	2	6	2	6.5	ns
Write Address Setup Time Ivan 2 — 2 — ns Write Address Hold Time twan 1 — 1 — ns Input Data Setup Time tps 2 — 2 — ns Input Data Hold Time tpH 1 — 1 — ns WE Enable Setup Time tbpH 1 — 1 — ns WE Enable Hold Time tbpH 1 — 1 — ns WE Disable Hold Time tbpH 1 — 1 — ns IE Enable Setup Time tbpSs 2 — 2 — ns IE Enable Hold Time tbpSs 2 — 2 — ns IE Disable Hold Time tbpSs 2 — 2 — ns IE Enable Setup Time tbpSs 2 — 2 — ns IE Disable Hold Time tbpSs 2 —	SWCK "H" Pulse Width	twswн	2.5	—	3	—	ns
Write Address Hold Time Iwart 1 1 ns Input Data Setup Time Ibs 2 2 ns Input Data Hold Time IbH 1 1 ns WE Enable Setup Time Iwess 2 2 ns WE Enable Hold Time Iwess 2 2 ns WE Disable Setup Time Iwess 2 2 ns WE Disable Hold Time Iwess 2 2 ns IE Enable Hold Time Iwess 2 2 ns IE Disable Hold Time Ibess 2 2 ns WE "1" Pulse Width Iwwell 3 3 ns WE "1" Pulse Width Iwell 3 3 ns RSTW Hold Time ItesTwell 3	SWCK "L" Pulse Width	t _{WSWL}	2.5	—	3	—	ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Write Address Setup Time	t _{WAS}	2	—	2	—	ns
Input Data Hold Time t_{OH} 1 1 ns WE Enable Setup Time t_{WENS} 2 2 ns WE Enable Hold Time t_{WENH} 1 1 ns WE Disable Setup Time t_{WDSH} 1 1 ns IE Enable Setup Time t_{ENS} 2 2 ns IE Enable Hold Time t_{ENS} 2 2 ns IE Enable Hold Time t_{ENS} 2 1 ns IE Disable Hold Time t_{DSS} 2 2 ns IE Disable Width t_{DSH} 1 1 ns WE "H" Pulse Width t_{WEH} 3 3 ns IE "L" Pulse Width t_{WEL} 3 3 ns RSTW Setup Time	Write Address Hold Time	t _{WAH}	1	—	1		ns
WE Enable Setup Time twens 2 2 ns WE Enable Hold Time twens 2 1 ns WE Disable Setup Time twoss 2 2 ns WE Disable Hold Time twoss 2 2 ns IE Enable Setup Time tess 2 2 ns IE Enable Hold Time tess 2 2 ns IE Disable Setup Time tess 2 2 ns IE Disable Setup Time tess 2 2 ns WE "I" Pulse Width twwen 3 3 ns IE "I" Pulse Width tweet 3 3 ns RSTW Setup Time tessTws 2 2 ns RSTW Hold Time tessTw+ 1 <td< td=""><td>Input Data Setup Time</td><td>t_{DS}</td><td>2</td><td>—</td><td>2</td><td>—</td><td>ns</td></td<>	Input Data Setup Time	t _{DS}	2	—	2	—	ns
WE Enable Hold Time t_{WENH} 1 1 ns WE Disable Setup Time t_{WDSS} 2 2 ns WE Disable Hold Time t_{WDSH} 1 1 ns IE Enable Setup Time t_{ENS} 2 2 ns IE Disable Setup Time t_{ENH} 1 1 ns IE Disable Hold Time t_{IDSH} 1 1 ns WE "I" Pulse Width t_{WWEL} 3 3 ns WE "L" Pulse Width t_{WWEL} 3 3 ns IE "L" Pulse Width t_{WIEH} 3 3 ns RSTW Setup Time t_{RSTWS} 2 2 ns RCK "H" Pulse Width t_{WSRH} 2.5 3 ns SRCK "H" Pulse Widt	Input Data Hold Time	t _{DH}	1	—	1	—	ns
WE Disable Setup Time t_{WDSS} 2 2 ns WE Disable Hold Time t_{WDSH} 1 1 ns IE Enable Setup Time t_{ENS} 2 2 ns IE Enable Hold Time t_{ENH} 1 1 ns IE Disable Setup Time t_{DSH} 1 1 ns IE Disable Hold Time t_{DSH} 1 1 ns IE Thisable Width t_{WWEH} 3 3 ns IE "L" Pulse Width t_{WWEL} 3 3 ns IE "L" Pulse Width t_{WESW} 2 2 ns RSTW Setup Time t_{RSTWS} 2 2 ns SRCK "H" Pulse Width t_{WSRH} 2.5 3 ns Read Address Setup Ti	WE Enable Setup Time	twens	2	—	2	—	ns
WE Disable Hold Time trooset 1 - 1 - ns IE Enable Setup Time trens 2 - 2 - ns IE Enable Hold Time trens 2 - 2 - ns IE Enable Hold Time trens 2 - 2 - ns IE Disable Setup Time trens 1 - 1 - ns IE Disable Hold Time trens 1 - 1 - ns WE "H" Pulse Width twwerH 3 - 3 - ns IE "L" Pulse Width twwerH 3 - 3 - ns IE "L" Pulse Width twerH 3 - 3 - ns RSTW Setup Time trestwerk 2 - 2 - ns RSTW Hold Time trestwerk 1 - 1 - ns SRCK "L" Pulse Width twsret 2.5 -	WE Enable Hold Time	t _{WENH}	1	—	1	—	ns
IE Enable Setup Time tens 2 - 2 - ns IE Enable Hold Time tensh 1 - 1 - ns IE Disable Setup Time tensh 1 - 1 - ns IE Disable Hold Time tensh 1 - 1 - ns WE "H" Pulse Width twwent 3 - 3 - ns WE "L" Pulse Width twwent 3 - 3 - ns IE "H" Pulse Width twwent 3 - 3 - ns IE "L" Pulse Width twwent 3 - 3 - ns RSTW Setup Time tesstws 2 - 2 - ns RSCK "I" Pulse Width twsent 2.5 - 3 - ns Read Address Setup Time tesstws 2 - 2 - ns RE Enable Hold Time tensh 1 -	WE Disable Setup Time	t _{WDSS}	2	—	2	—	ns
IE Enable Hold Time IENH 1 - 1 - ns IE Disable Setup Time ILDSS 2 - 2 - ns IE Disable Hold Time ILDSS 2 - 2 - ns IE Disable Hold Time ILDSH 1 - 1 - ns WE "H" Pulse Width Iwwell 3 - 3 - ns IE "H" Pulse Width Iwwell 3 - 3 - ns IE "L" Pulse Width Iwwell 3 - 3 - ns RSTW Setup Time Irstrws 2 - 2 - ns SRCK "H" Pulse Width Iwssen 2.5 - 3 - ns SRCK "L" Pulse Width Iwssen 2.5 - 3 - ns Read Address Setup Time Iras 2 - 2 - ns RE Enable Setup Time Irass 2 -	WE Disable Hold Time	t _{WDSH}	1	_	1	—	ns
IE Disable Setup Time topss 2 2 ns IE Disable Hold Time ttopsH 1 1 ns WE "H" Pulse Width twweH 3 3 ns WE "L" Pulse Width twweH 3 3 ns IE "H" Pulse Width twweH 3 3 ns IE "L" Pulse Width twweH 3 3 ns IE "L" Pulse Width twweL 3 3 ns RSTW Setup Time trastrws 2 2 ns RSTW Hold Time trastrws 2 2 ns SRCK "L" Pulse Width twssRH 2.5 3 ns Read Address Setup Time trass 2 2 ns RE Enable Setup Time trass 2	IE Enable Setup Time	t _{IENS}	2	_	2	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IE Enable Hold Time	t _{IENH}	1	_	1	_	ns
WE "H" Pulse Width twweH 3 3 ns WE "L" Pulse Width twweL 3 3 ns IE "H" Pulse Width twieH 3 3 ns IE "L" Pulse Width twieH 3 3 ns IE "L" Pulse Width twieL 3 3 ns RSTW Setup Time tRSTWS 2 2 ns RSTW Hold Time tRSTWH 1 1 ns SRCK "H" Pulse Width twsrH 2.5 3 ns SRCK "L" Pulse Width twsrH 2.5 3 ns Read Address Setup Time tRAS 2 2 ns Read Address Bold Time tRAS 2 2 ns RE Enable Setup Time tRENS 2 2 ns RE Enable Hold Time tRENS 2<	IE Disable Setup Time	t _{IDSS}	2	—	2	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IE Disable Hold Time	t _{IDSH}	1	—	1	—	ns
IE"H" Pulse Widthtwee33nsIE"L" Pulse Widthtwee33nsRSTW Setup Timetrastws22nsRSTW Hold Timetrastws22nsRSTW Hold Timetrastwr11nsSRCK "H" Pulse WidthtwsrH2.53nsSRCK "L" Pulse WidthtwsrH2.53nsRead Address Setup Timetrast22nsRead Address Hold Timetrast22nsRead Address Hold Timetrast22nsRE Enable Setup Timetrasts22nsRE Enable Hold Timetrasts22nsRE Disable Setup Timetrasts22nsOE Enable Hold Timetrasts22nsOE Enable Hold Timetopss22nsOE Disable Hold Timetopss22nsOE Disable Hold Timetopss22nsOE Disable Hold Timetopss22nsOE Disable Hold Timetopss23nsRE "H" Pulse Width <td>WE "H" Pulse Width</td> <td>twwen</td> <td>3</td> <td>_</td> <td>3</td> <td>_</td> <td>ns</td>	WE "H" Pulse Width	twwen	3	_	3	_	ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	WE "L" Pulse Width	t _{WWEL}	3	—	3	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IE "H" Pulse Width	t _{WIEH}	3	_	3	_	ns
RSTW Hold Time trstwith 1 1 ns SRCK "H" Pulse Width twsrei 2.5 3 ns SRCK "L" Pulse Width twsrei 2.5 3 ns SRCK "L" Pulse Width twsrei 2.5 3 ns Read Address Setup Time trass 2 2 ns Read Address Hold Time trass 2 2 ns RE Enable Setup Time trass 2 2 ns RE Enable Hold Time trens 2 2 ns RE Disable Setup Time tcDSS 2 2 ns OE Enable Hold Time tcDSN 2 2 ns OE Enable Setup Time tcDSN 2 2 ns OE Enable Hold Time tcDSN	IE "L" Pulse Width	t _{WIEL}	3	—	3	—	ns
SRCK "H" Pulse Width twsrH 2.5 3 ns SRCK "L" Pulse Width twsrL 2.5 3 ns Read Address Setup Time trass 2 2 ns Read Address Setup Time trass 2 2 ns Read Address Hold Time trass 2 2 ns Read Address Hold Time trass 2 2 ns RE Enable Setup Time trass 2 2 ns RE Disable Setup Time trass 2 2 ns RE Disable Hold Time trass 2 2 ns OE Enable Setup Time toens 2 2 ns OE Disable Setup Time toens 2 2 ns OE Disable Hold Time toens	RSTW Setup Time	t _{RSTWS}	2	—	2	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RSTW Hold Time	t _{RSTWH}	1	—	1	—	ns
Read Address Setup Time t_{RAS} 22nsRead Address Hold Time t_{RAH} 11nsRE Enable Setup Time t_{RENS} 22nsRE Enable Hold Time t_{RENH} 11nsRE Disable Setup Time t_{RDSS} 22nsRE Disable Setup Time t_{RDSH} 11nsRE Disable Hold Time t_{RDSH} 11nsOE Enable Setup Time t_{OENS} 22nsOE Enable Setup Time t_{OENH} 11nsOE Disable Hold Time t_{ODSH} 11nsOE Disable Hold Time t_{ODSH} 11nsOE Disable Hold Time t_{ODSH} 11nsRE "H" Pulse Width t_{WREH} 33nsOE "H" Pulse Width t_{WOEH} 33ns	SRCK "H" Pulse Width	t _{wsrh}	2.5	—	3	—	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SRCK "L" Pulse Width	t _{WSRL}	2.5	—	3	—	ns
RE Enable Setup Time t_{RENS} 2-2-nsRE Enable Hold Time t_{RENH} 1-1-nsRE Disable Setup Time t_{RDSS} 2-2-nsRE Disable Hold Time t_{RDSH} 1-1-nsOE Enable Setup Time t_{OENS} 2-2-nsOE Enable Hold Time t_{OENS} 2-2-nsOE Enable Hold Time t_{OENH} 1-1-nsOE Disable Setup Time t_{OESS} 2-2-nsOE Disable Hold Time t_{ODSH} 1-1-nsRE "H" Pulse Width t_{WREH} 3-3-nsRE "L" Pulse Width t_{WOEH} 3-3-nsOE "H" Pulse Width t_{WOEH} 3-3-ns	Read Address Setup Time	t _{RAS}	2	_	2	_	ns
RE Enable Hold Time t_{RENH} 11nsRE Disable Setup Time t_{RDSS} 22nsRE Disable Hold Time t_{RDSH} 11nsOE Enable Setup Time t_{OENS} 22nsOE Enable Hold Time t_{OENS} 22nsOE Enable Hold Time t_{OENH} 11nsOE Disable Setup Time t_{ODSS} 22nsOE Disable Hold Time t_{ODSH} 11nsRE "H" Pulse Width t_{WREH} 33nsRE "L" Pulse Width t_{WREL} 33nsOE "H" Pulse Width t_{WOEH} 33ns	Read Address Hold Time	t _{RAH}	1	_	1	_	ns
RE Disable Setup Time t_{RDSS} 22nsRE Disable Hold Time t_{RDSH} 11nsOE Enable Setup Time t_{OENS} 22nsOE Enable Hold Time t_{OENH} 11nsOE Disable Setup Time t_{OESS} 22nsOE Disable Setup Time t_{ODSS} 22nsOE Disable Hold Time t_{ODSH} 11nsRE "H" Pulse Width t_{WREH} 33nsOE "H" Pulse Width t_{WOEH} 33ns	RE Enable Setup Time	t _{RENS}	2	—	2	_	ns
RE Disable Hold Time t_{RDSH} 11nsOE Enable Setup Time t_{OENS} 22nsOE Enable Hold Time t_{OENH} 11nsOE Disable Setup Time t_{ODSS} 22nsOE Disable Hold Time t_{ODSH} 11nsOE Disable Hold Time t_{ODSH} 11nsRE "H" Pulse Width t_{WREH} 33nsRE "L" Pulse Width t_{WREL} 33nsOE "H" Pulse Width t_{WOEH} 33ns	RE Enable Hold Time	t _{RENH}	1	_	1	_	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	RE Disable Setup Time	t _{RDSS}	2	_	2	_	ns
OE Enable Hold Time t _{OENH} 1 - 1 - ns OE Disable Setup Time t _{ODSS} 2 - 2 - ns OE Disable Hold Time t _{ODSH} 1 - 1 - ns OE Disable Hold Time t _{ODSH} 1 - 1 - ns RE "H" Pulse Width t _{WREH} 3 - 3 - ns RE "L" Pulse Width t _{WREL} 3 - 3 - ns OE "H" Pulse Width t _{WOEH} 3 - 3 - ns	RE Disable Hold Time	t _{RDSH}	1	_	1	_	ns
OE Disable Setup Time topss 2 - 2 - ns OE Disable Hold Time topsh 1 - 1 - ns OE Disable Hold Time topsh 1 - 1 - ns RE "H" Pulse Width twree 3 - 3 - ns RE "L" Pulse Width twree 3 - 3 - ns OE "H" Pulse Width twoeld 3 - 3 - ns	OE Enable Setup Time	t _{OENS}	2	_	2	_	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OE Enable Hold Time	t _{OENH}	1	_	1	_	ns
RE "H" Pulse Width t_{WREH} 33nsRE "L" Pulse Width t_{WREL} 33nsOE "H" Pulse Width t_{WOEH} 33ns	OE Disable Setup Time		2	—	2	_	ns
RE "H" Pulse Width t _{WREH} 3 3 ns RE "L" Pulse Width t _{WREL} 3 3 ns OE "H" Pulse Width t _{WOEH} 3 3 ns	OE Disable Hold Time		1	_	1	_	ns
RE "L" Pulse Width t _{WREL} 3 ns OE "H" Pulse Width t _{WOEH} 3 ns	RE "H" Pulse Width		3	_	3	_	ns
OE "H" Pulse Width t _{WOEH} 3 — 3 — ns	RE "L" Pulse Width		3	_	3	_	ns
	OE "H" Pulse Width		3	_		_	ns
OE "L" Pulse Width t_{WOEL} 3 — 3 — ns	OE "L" Pulse Width		3	_	3	_	ns

(V_{CC} = 3.3 V \pm 0.3 V, Ta = 0 to 70°C)

OKI Semiconductor

MS81V32322

Deremeter	Cumb al	MS81V3	32322-66	MS81V32322-7		Linit
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
RSTR Setup Time	t _{RSTRS}	2	—	2	—	ns
RSTR Hold Time	t _{RSTRH}	1	—	1	—	ns
SWCK Cycle Time	t _{swc}	6.6	—	7	—	ns
SRCK Cycle Time	t _{SRC}	6.6	—	7	—	ns
Transition Time (Rise and Fall)	t _T	1	5	1	5	ns
WE "L" Period before W Reset	t _{LWE}	4	—	4	—	clk
RE "L" Period before R Reset	t _{LRE}	4	—	4	—	clk
Write address input period	t _{WAE}	21	—	21	—	clk
Read address input period	t _{RAE}	21	—	21	—	clk
RE Delay after Reset	t _{FRD}	1,600	_	1,600	_	ns
WE Delay after Reset	t _{FWD}	1,600	_	1,600	_	ns

Latency

Parameter	Symbol	MS81V32322-66	MS81V32322-7	Unit
Write Latency	t _{WL}	4	4	clk
Read Latency	t _{RL}	4	4	clk
WE Write Control Latency	t _{WEL}	4	4	clk
IE Write Control Latency	tiel	4	4	clk
RE Read Control Latency	t _{REL}	4	4	clk
OE Read Control Latency	t _{OEL}	4	4	clk

AC Characteristic Measuring Conditions

Output Compare Level	1.4 V
Output Load	1 TTL + 30 pF
Input Signal Level	2.4 V/0.4 V
Input Signal Rise/Fall Time	1 ns
Input Signal Measuring Reference Level	1.4 V

Note: When transition time t_T becomes 1 ns or more, the input signal reference levels for the parameter measurement are V_{IH} (min.) and V_{IL} (max.).

OPERATION MODE

Write Operation Cycle

The write operation is controlled by four control signals, SWCK, RSTW, WE and IE. The write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW. RSTW must be performed for internal circuit initialization before write operation. WE must be low before and after the reset cycle ($t_{LWE} + t_{WAE} + t_{FWD}$).

Each write operation, which begins after RSTW must contain at least 231 active write cycles, i.e., SWCK cycles while WE and IE are high.

Settings of WE and IE to the operation mode of White address pointer and Data input.					
WE	IE	Internal Write address pointer	Data input (Latency 4)		
Н	Н	Incremented	Input		
Н	L	Incremented	Not input		
L	Х	Halted	Νοι πραι		

Settings of WE and IE to the operation mode of Write address pointer and Data input.

X indicates "don't care"

Read Operation Cycle

The read operation is controlled by four control signals, SRCK, RSTR, RE, and OE. The read operation is accomplished by cycling SRCK, and holding both RE and OE high after the read address pointer reset operation or RSTR.

Each read operation, which begins after RSTR, must contain at least 231 active read cycles, i.e., SRCK cycles while RE and OE are high. RE must be low before and after the reset cycle ($t_{LRE} + t_{RAE} + t_{FWD}$).

RE	OE	Internal Read address pointer	Data output (Latency 4)
Н	Н	Incremented	Output
Н	L	Incremented	High impedance
L	Н	Halted	Output
L	L	папео	High impedance

Settings of RE and OE to the operation mode of read address pointer and Data output.

Power-up and Initialization

To assure proper operation of this Memory, place an interval of at least 200 µs after Vcc has stabilized to a value within the range of recommended operating conditions after power-up prior to the operation start. After this 200 µs stabilization interval, the following initialization sequence must be performed. Because the read and write address pointers are undefined after power-up, a minimum of 150 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be performed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer.

New Data Read Access

In order to read out "new data," i.e., to read out data that has been written in a follow-up manner, read reset must be input after write address 150 and the difference between the read address and the write address must be 350 or more but 1,114,111 or less.

Old Data Read Access


In order to read out "old data," i.e., to read out data that was written prior to the write operation being carried out, the difference between the read address and the write address must be 0 or more but 30 or less. If the difference between the read address and the write address is between 31 and 349 or 1,114,112 or more, it is unpredictable whether the new data is output or whether the old data is output. In this case, however, the write data will be written normally.

TIMING DIAGRAM

OKI Semiconductor

0 cycle 1 cycle

Write Cycle Timing (Write Reset)



5


8




МE


PEDS81V32322-01 MS81V32322

Write Cycle Timing (Write Enable)



Write Cycle Timing (Input Enable)












PEDS81V32322-01


Read Cycle Timing (Read Enable)



Read Cycle Timing (Output Enable)








Read / Write Cycle Timing (Old Data Read)

OKI Semiconductor

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2004 Oki Electric Industry Co., Ltd.