

# PBRP113ZT

PNP 800 mA, 40 V BISS RET; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 

Rev. 01 — 16 January 2008

**Product data sheet** 

### 1. Product profile

### 1.1 General description

800 mA PNP low  $V_{CEsat}$  Breakthrough In Small Signal (BISS) Resistor-Equipped Transistor (RET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package.

NPN complement: PBRN113ZT.

#### 1.2 Features

- 800 mA repetitive peak output current
- High current gain h<sub>FF</sub>
- Built-in bias resistors
- Simplifies circuit design
- Low collector-emitter saturation voltage
   V<sub>CEsat</sub>
- Reduces component count
- Reduces pick and place costs
- ±10 % resistor ratio tolerance

### 1.3 Applications

- Digital application in automotive and industrial segments
- Medium current peripheral driver

Switching loads

### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{CEO}$	collector-emitter voltage	open base		-	-	-40	V
Io	output current		[1][2]	-	-	-600	mA
I <sub>ORM</sub>	repetitive peak output current	$t_p \leq 1 \text{ ms}; \\ \delta \leq 0.33$	[3]	-	-	-800	mA
R1	bias resistor 1 (input)			0.7	1	1.3	kΩ
R2/R1	bias resistor ratio			9	10	11	

<sup>[1]</sup> Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.



<sup>[2]</sup> Device mounted on a ceramic PCB, Al<sub>2</sub>O<sub>3</sub>, standard footprint.

<sup>[3]</sup> Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

# 2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Symbol
1	input (base)		
2	GND (emitter)	3	3
3	output (collector)	1 2	1 R1 R2 2
			svm003

# 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PBRP113ZT	-	plastic surface-mounted package; 3 leads	SOT23

# 4. Marking

Table 4. Marking codes

Type number	Marking code <sup>[1]</sup>
PBRP113ZT	*7M

[1] \* = -: made in Hong Kong

\* = p: made in Hong Kong

\* = t: made in Malaysia

\* = W: made in China

# 5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CBO}$	collector-base voltage	open emitter	-	-40	V
$V_{CEO}$	collector-emitter voltage	open base	-	-40	V
$V_{EBO}$	emitter-base voltage	open collector	-	<b>-</b> 5	V
VI	input voltage				
	positive		-	+5	V
	negative		-	-10	V
Io	output current		[1][2]	-600	mA
I <sub>ORM</sub>	repetitive peak output current	$t_p \le 1 \text{ ms};$ $\delta \le 0.33$	[3] -	-800	mA

PBRP113ZT\_1

© NXP B.V. 2008. All rights reserved.


Downloaded from Datasheet.su



**Table 5.** Limiting values ...continued
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$P_{tot}$	total power dissipation	$T_{amb} \le 25  ^{\circ}C$			
			[3] _	250	mW
			<u>[1]</u> _	370	mW
			[2] _	570	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		<b>–</b> 55	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- [2] Device mounted on a ceramic PCB, Al<sub>2</sub>O<sub>3</sub>, standard footprint.
- [3] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.




### Thermal characteristics

**NXP Semiconductors** 


Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air				
			<u>[1]</u> _	-	500	K/W
			[2]	-	338	K/W
			<u>[3]</u> _	-	219	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point		-	-	105	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.
- Device mounted on a ceramic PCB, Al<sub>2</sub>O<sub>3</sub>, standard footprint.




5 of 12



FR4 PCB, mounting pad for collector 1 cm<sup>2</sup>

Fig 3. Transient thermal impedance from junction to ambient as a function of pulse duration for SOT23 (TO-236AB); typical values



Ceramic PCB, Al<sub>2</sub>O<sub>3</sub> standard footprint

Fig 4. Transient thermal impedance from junction to ambient as a function of pulse duration for SOT23 (TO-236AB); typical values

NXP Semiconductors PBRP113ZT

PNP 800 mA, 40 V BISS RET; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 


## 7. Characteristics

Table 7. Characteristics

 $T_{amb} = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = -30 \text{ V};$ $I_E = 0 \text{ A}$		-	-	-100	nA
I <sub>CEO</sub>	collector-emitter cut-off current	$V_{CE} = -30 \text{ V};$ $I_{B} = 0 \text{ A}$		-	-	-0.5	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V};$ $I_{C} = 0 \text{ A}$		-	-	-0.8	mA
h <sub>FE</sub>	DC current gain	$V_{CE} = -5 \text{ V};$ $I_{C} = -50 \text{ mA}$		190	270	-	
		$V_{CE} = -5 \text{ V};$ $I_{C} = -300 \text{ mA}$	<u>[1]</u>	230	320	-	
		$V_{CE} = -5 \text{ V};$ $I_{C} = -600 \text{ mA}$	[1]	190	270	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = -50 \text{ mA};$ $I_B = -2.5 \text{ mA}$		-	-35	<b>–45</b>	mV
		$I_C = -200 \text{ mA};$ $I_B = -10 \text{ mA}$		-	-70	-100	mV
		$I_C = -500 \text{ mA};$ $I_B = -10 \text{ mA}$	<u>[1]</u>	-	-200	-300	mV
		$I_{C} = -600 \text{ mA};$ $I_{B} = -6 \text{ mA}$	[1]	-	-450	-750	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = -5 \text{ V};$ $I_{C} = -100 \mu\text{A}$		-0.3	-0.5	-1	V
$V_{I(on)}$	on-state input voltage	$V_{CE} = -0.3 \text{ V};$ $I_{C} = -20 \text{ mA}$		-0.4	-0.7	-1.4	V
R1	bias resistor 1 (input)			0.7	1	1.3	kΩ
R2/R1	bias resistor ratio			9	10	11	
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V};$ $I_E = i_e = 0 \text{ A};$ $f = 1 \text{ MHz}$		-	11	-	pF

<sup>[1]</sup> Pulse test:  $t_p \le 300 \,\mu s$ ;  $\delta \le 0.02$ .




$$V_{CE} = -5 \text{ V}$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 5. DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 6. Collector-emitter saturation voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B}=50$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 7. Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 100$$


(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 8. Collector-emitter saturation voltage as a function of collector current; typical values

NXP Semiconductors PBRP113ZT


PNP 800 mA, 40 V BISS RET; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$ 



$$V_{CE} = -0.3 \text{ V}$$

- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$

Fig 9. On-state input voltage as a function of collector current; typical values




$$V_{CE} = -5 \text{ V}$$

- (1)  $T_{amb} = -40 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = 100 \, ^{\circ}C$

Fig 10. Off-state input voltage as a function of collector current; typical values

# 8. Package outline



PBRP113ZT\_1 © NXP B.V. 2008. All rights reserved.

Downloaded from Datasheet.su

**Product data sheet** 

8 of 12

# 9. Packing information


Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description		Packing quantity	
				3000	10000
PBRP113ZT	SOT23	4 mm pitch, 8 mm tape and reel		-215	-235

<sup>[1]</sup> For further information and the availability of packing methods, see Section 13.

# 10. Soldering



PBRP113ZT\_1 © NXP B.V. 2008. All rights reserved.

Fig 13. Wave soldering footprint SOT23 (TO-236AB)



# 11. Revision history

#### Table 9. **Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
PBRP113ZT_1	20080116	Product data sheet	-	-

NXP Semiconductors PBRP113ZT

#### PNP 800 mA, 40 V BISS RET; R1 = 1 k $\Omega$ , R2 = 10 k $\Omega$

### 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 13. Contact information

For additional information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### 14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 2
3	Ordering information
4	Marking 2
5	Limiting values
6	Thermal characteristics 4
7	Characteristics6
8	Package outline
9	Packing information 9
10	Soldering 9
11	Revision history
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks11
13	Contact information
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 January 2008 Document identifier: PBRP113ZT\_1

