

9 Product data sheet

1. Product profile

1.1 General description

PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor and NPN Resistor-Equipped Transistor (RET) in a SOT457 (SC-74) small Surface-Mounted Device (SMD) plastic package.

1.2 Features

- Low V_{CEsat} (BISS) and resistor-equipped transistor in one package
- Low threshold voltage (<1 V) compared to MOSFET</p>
- Low drive power required
- Space-saving solution
- Reduction of component count

1.3 Applications

- Supply line switches
- Battery charger switches
- High-side switches for LEDs, drivers and backlights
- Portable equipment

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
TR1; PNP I	ow V _{CEsat} transistor						
V_{CEO}	collector-emitter voltage	open base		-	-	-40	V
I _C	collector current		[1]	-	-	-1	Α
R _{CEsat}	collector-emitter saturation resistance	$I_C = -500 \text{ mA};$ $I_B = -50 \text{ mA}$	[2]	-	240	340	mΩ
TR2; NPN r	esistor-equipped transistor						
V_{CEO}	collector-emitter voltage	open base		-	-	50	V
Io	output current			-	-	100	mA
R1	bias resistor 1 (input)			3.3	4.7	6.1	kΩ
R2/R1	bias resistor ratio			0.8	1	1.2	

^[1] Device mounted on a ceramic Printed-Circuit Board (PCB), Al₂O₃, standard footprint.



^[2] Pulse test: $t_p \le 300~\mu s;~\delta \le 0.02.$


Graphic symbol

Pinning information

Table 2. **Pinning**

Pin	Description	Simplified outline
1	emitter TR1	D. D. D.
2	base TR1	6 5 4
3	output (collector) TR2	
4	GND (emitter) TR2	1 2 3
5	input (base) TR2	
6	collector TR1	





Ordering information

Table 3. **Ordering information**

Type number	Package	Package				
	Name	Description	Version			
PBLS4002D	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457			

Marking 4.

Table 4. Marking codes

Type number	Marking code
PBLS4002D	R2

Limiting values

Table 5. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
TR1; PNI	P low V _{CEsat} transistor				
V_{CBO}	collector-base voltage	open emitter	-	-40	V
V_{CEO}	collector-emitter voltage	open base	-	-40	V
V_{EBO}	emitter-base voltage	open collector	-	- 5	V
I _C	collector current		<u>[1]</u> -	-0.7	Α
			[2] _	-0.85	Α
			[3]	-1	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1$ ms	-	-2	Α
I _B	base current		-	-0.3	Α
I _{BM}	peak base current	single pulse; $t_p \le 1$ ms	-	-1	Α

PBLS4002D_3 © NXP B.V. 2009. All rights reserved.

Limiting values ...continued Table 5.

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	<u>[1]</u> _	250	mW
			[2] _	350	mW
			[3] _	400	mW
TR2; NPI	N resistor-equipped transis	tor			
V_{CBO}	collector-base voltage	open emitter	-	50	V
V_{CEO}	collector-emitter voltage	open base	-	50	V
V_{EBO}	emitter-base voltage	open collector	-	10	V
VI	input voltage				
	positive		-	+30	V
	negative		-	-10	V
Io	output current		-	100	mA
I _{CM}	peak collector current	single pulse; $t_p \le 1$ ms	-	100	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	-	200	mW
Per devi	ce				
P _{tot}	total power dissipation		[1] _	400	mW
			[2] _	530	mW
			[3] _	600	mW
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

^[1] Device mounted on an FR4 (PCB), single-sided copper, tin-plated and standard footprint.


Product data sheet

^[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².

^[3] Device mounted on a ceramic PCB, Al₂O₃, standard footprint.

4 of 15

40 V PNP BISS loadswitch



Thermal characteristics


Thermal characteristics Table 6.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per device						
R _{th(j-a)}	thermal resistance from	in free air	[1] -	-	312	K/W
	junction to ambient		[2] _	-	236	K/W
			[3] _	-	210	K/W
Per TR1; P	NP low V _{CEsat} transistor					
R _{th(j-sp)}	thermal resistance from junction to solder point		-	-	105	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- Device mounted on a ceramic PCB, Al₂O₃, standard footprint.


Product data sheet

5 of 15



FR4 PCB, standard footprint


Fig 2. TR1 (PNP): Transient thermal impedance from junction to ambient as a function of pulse duration; typical values



FR4 PCB, mounting pad for collector 1 cm²

Fig 3. TR1 (PNP): Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

Product data sheet



7. Characteristics

Table 7. Characteristics

 T_{amb} = 25 °C unless otherwise specified.


· amb = ame e en e me e ep e em e a							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
TR1; PNI	P low V _{CEsat} transistor						
I _{CBO}	collector-base cut-off	$V_{CB} = -40 \text{ V}; I_E = 0 \text{ A}$		-	-	-0.1	μΑ
current	$V_{CB} = -40 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 ^{\circ}\text{C}$		-	-	-50	μΑ	
I _{CES}	collector-emitter cut-off current	$V_{CE} = -30 \text{ V}; V_{BE} = 0 \text{ V}$		-	-	-0.1	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$		-	-	-0.1	μΑ
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ mA}$;	300	-	-	
		$V_{CE} = -5 \text{ V}; I_{C} = -100 \text{ mA}$	<u>[1]</u>	300	-	800	
		$V_{CE} = -5 \text{ V}; I_{C} = -500 \text{ mA}$	<u>[1]</u>	215	-	-	
		$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ A}$	<u>[1]</u>	150	-	-	
V _{CEsat}	collector-emitter	$I_C = -100 \text{ mA}; I_B = -1 \text{ mA}$		-	-80	-140	mV
	saturation voltage	$I_C = -500 \text{ mA}; I_B = -50 \text{ mA}$	<u>[1]</u>	-	-120	-170	mV
		$I_C = -1 A$; $I_B = -100 \text{ mA}$	<u>[1]</u> .	-	-220	-310	mV
R _{CEsat}	collector-emitter saturation resistance	$I_C = -500 \text{ mA}; I_B = -50 \text{ mA}$	<u>[1]</u> .	-	240	340	mΩ
V_{BEsat}	base-emitter saturation voltage	$I_C = -1 \text{ A}; I_B = -50 \text{ mA}$	<u>[1]</u>	-	-	-1.1	V
V_{BEon}	base-emitter turn-on voltage	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ A}$	[1]	-	-	-1	V

PBLS4002D_3 ® NXP B.V. 2009. All rights reserved.

Table 7. Characteristics ... continued $T_{amb} = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _T	transition frequency	$I_C = -50 \text{ mA}; V_{CE} = -10 \text{ V};$ f = 100 MHz	150	-	-	MHz
C _c	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	-	12	pF
TR2; NPI	N resistor-equipped tra	ansistor				
I _{CBO}	collector-base cut-off current	$V_{CB} = 50 \text{ V}; I_{E} = 0 \text{ A}$	-	-	100	nA
I _{CEO}	collector-emitter	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A}$	-	-	1	μΑ
	cut-off current	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A};$ $T_{j} = 150 ^{\circ}\text{C}$	-	-	50	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$	-	-	900	μΑ
h _{FE}	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 10 \text{ mA}$	30	-	-	
V _{CEsat}	collector-emitter saturation voltage	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$	-	-	150	mV
V _{I(off)}	off-state input voltage	$V_{CE} = 5 \text{ V}; I_{C} = 100 \mu\text{A}$	-	1.1	0.5	V
V _{I(on)}	on-state input voltage	$V_{CE} = 0.3 \text{ V}; I_{C} = 20 \text{ mA}$	2.5	1.9	-	٧
R1	bias resistor 1 (input)		3.3	4.7	6.1	kΩ
R2/R1	bias resistor ratio		8.0	1	1.2	
C _c	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	-	2.5	pF


^[1] Pulse test: $t_p \le 300 \ \mu s; \ \delta \le 0.02.$



$$V_{CE} = -5 \text{ V}$$


- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -55 \, ^{\circ}C$

Fig 5. TR1 (PNP): DC current gain as a function of collector current; typical values




$$T_{amb} = 25 \, ^{\circ}C$$

Fig 6. TR1 (PNP): Collector current as a function of collector-emitter voltage; typical values




- $V_{CE} = -5 \text{ V}$
- (1) $T_{amb} = -55 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 7. TR1 (PNP): Base-emitter voltage as a function of collector current; typical values



- $I_{\rm C}/I_{\rm B} = 20$
- (1) $T_{amb} = -55 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 8. TR1 (PNP): Base-emitter saturation voltage as a function of collector current; typical values




$$I_C/I_B = 20$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 9. TR1 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B}=20$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 11. TR1 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values




$$T_{amb} = 25 \, ^{\circ}C$$

(1)
$$I_C/I_B = 100$$

(2)
$$I_C/I_B = 50$$

(3)
$$I_C/I_B = 10$$

Fig 10. TR1 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




(1)
$$I_C/I_B = 100$$

(2)
$$I_C/I_B = 50$$

(3)
$$I_C/I_B = 10$$

Fig 12. TR1 (PNP): Collector-emitter saturation resistance as a function of collector current; typical values


Downloaded from Datasheet.su



$$V_{CE} = 5 V$$

- (1) $T_{amb} = 150 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -40 \, ^{\circ}C$


Fig 13. TR2 (NPN): DC current gain as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$

- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -40 \, ^{\circ}C$


Fig 14. TR2 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values





- (1) $T_{amb} = -40 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 15. TR2 (NPN): On-state input voltage as a function of collector current; typical values




$$V_{CE} = 5 V$$

- (1) $T_{amb} = -40 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 16. TR2 (NPN): Off-state input voltage as a function of collector current; typical values

Downloaded from Datasheet.su

8. Package outline



9. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]


Type number	Package	age Description Paci		Packing	Packing quantity	
				3000	10000	
PBLS4002D	SOT457	4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-135	
		4 mm pitch, 8 mm tape and reel; T2	[3]	-125	-165	

^[1] For further information and the availability of packing methods, see $\underline{\text{Section } 13}$.

[2] T1: normal taping

[3] T2: reverse taping

10. Soldering



40 V PNP BISS loadswitch

11. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
PBLS4002D_3	20090105	Product data sheet	-	PBLS4002D_2	
Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.					
	 Legal texts h 	nave been adapted to the new	company name whe	re appropriate.	
	• <u>Figure 5</u> , <u>9</u> a	ınd 10: amended			
	 Section 12 "I 	Legal information": updated			
PBLS4002D_2	20050704	Product data sheet	-	PBLS4002D_1	
PBLS4002D_1	20041201	Objective data sheet	-	-	

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com



40 V PNP BISS loadswitch

14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information
3	Ordering information
4	Marking 2
5	Limiting values
6	Thermal characteristics 4
7	Characteristics 6
8	Package outline
9	Packing information11
10	Soldering 12
11	Revision history
12	Legal information 14
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks14
13	Contact information 14
14	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 January 2009 Document identifier: PBLS4002D_3

