# 74HC21

# **Dual 4-input AND gate**

Rev. 6 — 8 February 2013

**Product data sheet** 

### 1. General description

The 74HC21 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).

The 74HC21 provide the 4-input AND function.

### 2. Features and benefits

- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ♦ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C.

### 3. Ordering information


Table 1. Ordering information


Type number	Package	Package									
	Temperature range	Name	Description	Version							
74HC21N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1							
74HC21D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1							
74HC21DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1							
74HC21PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1							



**Dual 4-input AND gate** 


# 4. Functional diagram





# 5. Pinning information

### 5.1 Pinning



74HC21

All information provided in this document is subject to legal disclaimers.

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A, 1B, 1C, 1D	1, 2, 4, 5	data input
n.c.	3, 11	not connected
1Y	6	data output
GND	7	ground (0 V)
2Y	8	data output
2A, 2B, 2C, 2D	9, 10, 12, 13	data input
V <sub>CC</sub>	14	supply voltage

# 6. Functional description

Table 3. Function table[1]

Input	nput								
nA	nB	nC	nD	nY					
L	X	X	X	L					
X	L	X	Χ	L					
X	X	L	Χ	L					
Χ	X	X	L	L					
Н	Н	Н	Н	Н					

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care.

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1] -	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	[1] _	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14 and (T)SSOP14 packages		-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

'4HC21

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Dual 4-input AND gate** 

<sup>[2]</sup> For DIP14 package:  $P_{tot}$  derates linearly with 12 mW/K above 70 °C. For SO14 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For (T)SSOP14 packages:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
Δt/ΔV	input transition rise and fall	$V_{CC} = 2.0 \text{ V}$	-	-	625	ns/V
	rate	$V_{CC} = 4.5 \text{ V}$	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	ns/V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit	
			Min	Тур	Max	Min	Max	Min	Max		
$V_{IH}$	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V	
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V	
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V	
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V	
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V	
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V	
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$									
output voita	output voltage	$I_O = -20 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V	
		$I_O = -20 \mu A$ ; $V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V	
		$I_O = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V	
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V	
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V	
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$									
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V	
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V	
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V	
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	2.0	-	20	-	40	μА	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF	

'4HC21

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Dual 4-input AND gate** 

### **Dual 4-input AND gate**

22

19

ns

ns

pF

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** GND = 0 *V; test circuit see Figure 8.* 

Symbol Parameter **Conditions** 25 °C -40 °C to +85 °C -40 °C to +125 °C Unit Min Тур Max Min Max Min Max [1] propagation nA, nB, nC or nD to nY;  $t_{pd}$ delay see Figure 7  $V_{CC} = 2.0 \text{ V}$ 33 110 140 165 ns  $V_{CC} = 4.5 \text{ V}$ 12 22 28 33 ns  $V_{CC} = 6.0 \text{ V}$ 10 24 28 19 ns  $V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$ 10 ns transition time nY output; see Figure 7 [2]  $t_{t}$  $V_{CC} = 2.0 \text{ V}$ 110 19 75 95 ns

[3]

7

6

15

15

13

\_

19

16

dissipation

power

 $C_{PD}$ 

 $V_{CC} = 4.5 \text{ V}$ 

 $V_{CC} = 6.0 \text{ V}$ 

 $V_I = GND \text{ to } V_{CC}$ 

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

<sup>[2]</sup> t<sub>t</sub> is the same as t<sub>THL</sub> and t<sub>TLH</sub>.

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

**Dual 4-input AND gate** 

### 11. Waveforms



Measurement points are given in Table 8.


 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

Fig 7. Waveforms showing the input (nA, nB, nC, nD) to output (nY) propagation delays and the output transition times

Table 8. Measurement points

Туре	Input	Output		
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
74HC21	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>

**Dual 4-input AND gate** 



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = load capacitance including jig and probe capacitance.

Fig 8. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load	Test
	VI	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	
74HC21	V <sub>CC</sub>	6.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

# 12. Package outline

### DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001	SC-501-14		<del>99-12-27</del> 03-02-13	

Fig 9. Package outline SOT27-1 (DIP14)

HC21 All information provided in this document is subject to legal disclaimers.

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


	REFER	EUROPEAN ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
076E06	MS-012				<del>99-12-27</del> 03-02-19
-	-	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 10. Package outline SOT108-1 (SO14)

4HC21 All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

Product data sheet

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT337-1		MO-150			<del>99-12-27</del> 03-02-19	
501337-1		MO-150				

Fig 11. Package outline SOT337-1 (SSOP14)

All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

REFERENCES				EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				<del>-99-12-27</del> 03-02-18
	IEC				IEC JEDEC JEITA PROJECTION

Fig 12. Package outline SOT402-1 (TSSOP14)

HC21 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.

# Dual 4-input AND gate

### 13. Abbreviations

### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

### Table 11. Revision history

	•				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC21 v.6	20130208	Product data sheet	-	74HC21 v.5	
Modifications:	Section 2: Typo corrected in the specified temperature range.				
74HC21 v.5	20090507	Product data sheet	-	74HC21 v.4	
Modifications:	Table 1: Type number 74HCT21PW changed to 74HC21PW.				
74HC21 v.4	20090407	Product data sheet	-	74HC21 v.3	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guideli of NXP Semiconductors.</li> </ul>			vith the new identity guidelines	
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li>Added type</li> </ul>	e number 74HC21PW (TSS	OP14 package).		
74HC21 v.3	20041112	Product data sheet	-	74HC_HCT21_CNV v.2	
74HC_HCT21_CNV v.2	19970828	Product specification	-	74HC_HCT21 v.1	
74HC_HCT21 v.1	19901201	Product specification	-	-	

### **Dual 4-input AND gate**

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC21

All information provided in this document is subject to legal disclaimers.

#### **Dual 4-input AND gate**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors 74HC21

Dual 4-input AND gate

### 17. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations12
14	Revision history 12
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks14
16	Contact information 14
17	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8 February 2013

Document identifier: 74HC21