74HC164; 74HCT164

8-bit serial-in, parallel-out shift register

Rev. 6 — 12 December 2011

Product data sheet

1. General description

The 74HC164; 74HCT164 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC164; 74HCT164 are 8-bit edge-triggered shift registers with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into Q0, which is the logical AND of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.

A LOW level on the master reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

2. Features and benefits

- Input levels:
 - ◆ For 74HC164: CMOS level
 - ◆ For 74HCT164: TTL level
- Gated serial data inputs
- Asynchronous master reset
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.





3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC164N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74HCT164N				
74HC164D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1
74HCT164D			3.9 mm	
74HC164DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body	SOT337-1
74HCT164DB			width 5.3 mm	
74HC164PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1
74HCT164PW			body width 4.4 mm	
74HC164BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very	SOT762-1
74HCT164BQ			thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	


4. Functional diagram






74HC_HCT164

All information provided in this document is subject to legal disclaimers.



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
DSA	1	data input
DSB	2	data input
Q0 to Q7	3, 4, 5, 6, 10, 11, 12, 13	output
GND	7	ground (0 V)
СР	8	clock input (LOW-to-HIGH, edge-triggered)
MR	9	master reset input (active LOW)
V _{CC}	14	positive supply voltage

6. Functional description

Table 3. Function table[1]

Operating	Input		Output	Output		
modes	MR	СР	DSA	DSB	Q0	Q1 to Q7
Reset (clear)	L	X	X	X	L	L to L
Shift	Н	↑	I	I	L	q0 to q6
	Н	↑	I	h	L	q0 to q6
	Н	↑	h	I	L	q0 to q6
	Н	↑	h	h	Н	q0 to q6

^[1] H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I_{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C

74HC_HCT164

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition

^{↑ =} LOW-to-HIGH clock transition

Table 4. Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
P_{tot}	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14, (T)SSOP14 and DHVQFN14 packages		-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

For (T)SSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	I Parameter Conditions		74HC1	64		74HCT		Unit	
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V_{I}	input voltage		0	-	V_{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbo	ol Parameter	Conditions	25 °C		25 °C -40 °C to +85 °C -40		–40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74HC1	64									
V_{IH}	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 \text{ V}$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V
V_{IL}	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	8.0	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V

74HC_HCT164

^[2] For DIP14 package: Ptot derates linearly with 12 mW/K above 70 °C.

Table 6. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	:o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}	1	1		1	'			
	output voltage	$I_O = -20 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A$; $V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A$; $V_{CC} = 6.0 \text{ V}$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}$; $V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	64									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
II	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8	-	80	-	160	μΑ
Δl _{CC}	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;}$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	100	360	-	450	-	490	μА
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

74HC_HCT164

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; test circuit see Figure 10; unless otherwise specified

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	-40 °C to	o +125 °C	Uni
				Min	Тур	Max	Min	Max	Min	Max	
74HC164	ı			•							
t _{pd}	propagation	CP to Qn; see Figure 7	[1]								
	delay	$V_{CC} = 2.0 \text{ V}$		-	41	170	-	215	-	255	ns
		V _{CC} = 4.5 V		-	15	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	12	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	12	29	-	37	-	43	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8									
	propagation	V _{CC} = 2.0 V		-	39	140	-	175	-	210	ns
	delay	$V_{CC} = 4.5 \text{ V}$		-	14	28	-	35	-	42	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	11	24	-	30	-	36	ns
t _t	transition time	see Figure 7	[2]								
		V _{CC} = 2.0 V		-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V		-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V		-	6	13	-	16	-	19	ns
t _W	pulse width	CP HIGH or LOW; see Figure 7									
		$V_{CC} = 2.0 \text{ V}$		80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$		16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$		14	4	-	17	-	20	-	ns
		MR LOW; see Figure 8									
		$V_{CC} = 2.0 \text{ V}$		60	17	-	75	-	90	-	ns
		$V_{CC} = 4.5 \text{ V}$		12	6	-	15	-	18	-	ns
		$V_{CC} = 6.0 \text{ V}$		10	5	-	13	-	15	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 2.0 \text{ V}$		60	17	-	75	-	90	-	ns
		V _{CC} = 4.5 V		12	6	-	15	-	18	-	ns
		$V_{CC} = 6.0 \text{ V}$		10	5	-	13	-	15	-	ns
t _{su}	set-up time	DSA, and DSB to CP; see Figure 9									
		V _{CC} = 2.0 V		60	8	-	75	-	90	-	ns
		V _{CC} = 4.5 V		12	3	-	15	-	18	-	ns
		V _{CC} = 6.0 V		10	2	-	13	-	15	-	ns
t _h	hold time	DSA, and DSB to CP; see Figure 9									
		V _{CC} = 2.0 V		+4	-6	-	4	-	4	-	ns
		V _{CC} = 4.5 V		+4	-2	-	4	-	4	-	ns
		V _{CC} = 6.0 V		+4	-2	-	4	-	4	-	ns

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 6 — 12 December 2011

7 of 20

Table 7. Dynamic characteristics ...continued $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF; \ test circuit see <u>Figure 10</u>; unless otherwise specified$

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
f _{max}	maximum	for Cp, see Figure 7					ı				
	frequency	$V_{CC} = 2.0 \text{ V}$		6	23	-	5	-	4	-	MHz
		V _{CC} = 4.5 V		30	71	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	78	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$		35	85	-	28	-	24	-	MHz
C_{PD}	power dissipation capacitance	per package; $V_I = GND$ to V_{CC}	[3]	-	40	-	-	-	-	-	pF
74HCT1	64										
t _{pd}	propagation	CP to Qn; see Figure 7	[1]								
	delay	$V_{CC} = 4.5 \text{ V}$		-	17	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8									
	propagation	$V_{CC} = 4.5 \text{ V}$		-	19	38	-	48	-	57	ns
	delay	$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	-	-	ns
t _t	transition time	see Figure 7	[2]								
		$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
t_{W}	pulse width	CP HIGH or LOW; see Figure 7									
		$V_{CC} = 4.5 \text{ V}$		18	7	-	23	-	27	-	ns
		MR LOW; see Figure 8									
		$V_{CC} = 4.5 \text{ V}$		18	10	-	23	-	27	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 4.5 V$		16	7	-	20	-	24	-	ns
t _{su}	set-up time	DSA, and DSB to CP; see Figure 9									
		$V_{CC} = 4.5 \text{ V}$		12	6	-	15	-	18	-	ns
t _h	hold time	DSA, and DSB to CP; see Figure 9									
		$V_{CC} = 4.5 \text{ V}$		+4	-2	-	4	-	4	-	ns
f _{max}	maximum	for Cp, see Figure 7									
	frequency	$V_{CC} = 4.5 \text{ V}$		27	55	-	22	-	18	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	61	-	-	-	-	-	MHz

 Table 7.
 Dynamic characteristics ...continued

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; test circuit see Figure 10; unless otherwise specified

Symbol	Parameter	rameter Conditions			25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			N	Min	Тур	Max	Min	Max	Min	Max	
C_{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} – 1.5 V	<u>3]</u>	-	40	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] tt is the same as tTHL and tTLH.
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz;


f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.



(1) Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 7. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency

Table 8. Measurement points

Туре	Input	Output		
	V _M	V _M	V _X	V _Y
74HC164	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}
74HCT164	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}

74HC_HCT164

Downloaded from Datasheet.su






Fig 8. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CP) removal time





Test data is given in Table 9.

Definitions test circuit:

 R_T = termination resistance should be equal to output impedance Z_0 of the pulse generator.

 C_L = load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load	Test	
	VI	t _r , t _f	CL		
74HC164	V_{CC}	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	
74HCT164	3.0 V	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	

11. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	155UE DATE	
SOT27-1	050G04	MO-001	SC-501-14			99-12-27 03-02-13	

Fig 11. Package outline SOT27-1 (DIP14)

74HC_HCT164 All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 6 — 12 December 2011

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012				99-12-27 03-02-19	

Fig 12. Package outline SOT108-1 (SO14)

74HC_HCT164 All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



Note

Product data sheet

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT337-1		MO-150				-99-12-27 03-02-19	

Rev. 6 — 12 December 2011

Fig 13. Package outline SOT337-1 (SSOP14)


74HC_HCT164 All information provided in this document is subject to legal disclaimers. © N

© NXP B.V. 2011. All rights reserved.

14 of 20

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ	
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°	

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE			REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT402-1		MO-153				-99-12-27 03-02-18	
								_

Fig 14. Package outline SOT402-1 (TSSOP14)

74HC_HCT164 All information provided in this document is subject to legal disclaimers.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 15. Package outline SOT762-1 (DHVQFN14)

74HC_HCT164 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT164 v.6	20111212	Product data sheet	-	74HC_HCT164 v.5
Modifications:	 Legal pages 	updated.		
74HC_HCT164 v.5	20101125	Product data sheet	-	74HC_HCT164 v.4
74HC_HCT164 v.4	20100202	Product data sheet	-	74HC_HCT164 v.3
74HC_HCT164 v.3	20050404	Product data sheet	-	74HC_HCT164_ CNV v.2
74HC_HCT164_CNV v.2	19901201	Product specification	-	-

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74HC_HCT16

All information provided in this document is subject to legal disclaimers.

74HC164; 74HCT164

8-bit serial-in, parallel-out shift register

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

16. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Package outline
12	Abbreviations
13	Revision history
14	Legal information
14.1	Data sheet status
14.2	Definitions
14.3	Disclaimers
14.4	Trademarks19
15	Contact information 19
16	Contents 20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 December 2011
Document identifier: 74HC_HCT164