3-to-8 line decoder/demultiplexer; inverting Rev. 4 — 27 June 2012

Product data sheet

General description 1.

The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs ($\overline{Y}0$ to $\overline{Y}7$).

The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138 to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one inverter.

The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or LOW-state.

The 74HC138; 74HCT138 is identical to the 74HC238; 74HCT238 but has inverting outputs.

2. Features and benefits

- Demultiplexing capability
- Multiple input enable for easy expansion
- Complies with JEDEC standard no. 7A
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- ESD protection:
 - HBM EIA/JESD22-A114F exceeds 2000 V
 - MM EIA/JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C



3-to-8 line decoder/demultiplexer; inverting

3. Ordering information

Table 1. Ordering in	nformation										
Type number	Package										
	Temperature range	Name	Description	Version							
74HC138N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4							
74HCT138N											
74HC138D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74 HCT138D			body width 3.9 mm								
74HC138DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1							
74HCT138DB			body width 5.3 mm								
74HC138PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package;	SOT403-1							
74HCT138PW			16 leads; body width 4.4 mm								
74HC138BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1							
74HCT138BQ			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm								

4. Functional diagram



NXP Semiconductors

74HC138; 74HCT138

3-to-8 line decoder/demultiplexer; inverting



5. Pinning information



5.1 Pinning

3-to-8 line decoder/demultiplexer; inverting

5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input A0, A1, A2
<u>E</u> 1, <u>E</u> 2	4, 5	enable input $\overline{E}1$, $\overline{E}2$ (active LOW)
E3	6	enable input E3 (active HIGH)
$\overline{Y}0, \overline{Y}1, \overline{Y}2, \overline{Y}3, \overline{Y}4, \overline{Y}5, \overline{Y}6, \overline{Y}7$	15, 14, 13, 12, 11, 10, 9, 7	output $\overline{Y}0$, $\overline{Y}1$, $\overline{Y}2$, $\overline{Y}3$, $\overline{Y}4$, $\overline{Y}5$, $\overline{Y}6$, $\overline{Y}7$ (active LOW)
GND	8	ground (0 V)
V _{CC}	16	positive supply voltage

6. Functional description

	b. Fun		er			0.1								
Contro	-		Input			Outp	Ουτρυτ							
E1	E2	E3	A2	A1	A0	¥7	Y6	Y 5	Y 4	Y 3	<u>Y</u> 2	<u></u> Y 1	Y0	
Н	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
Х	Н	Х												
Х	Х	L												
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	
			L	L	Н	Н	Н	Н	Н	Н	Н	L	Н	
			L	Н	L	Н	Н	Н	Н	Н	L	Н	Н	
			L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	
			Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	
			Н	L	Н	Н	Н	L	Н	Н	Н	Н	Н	
			Н	Н	L	Н	L	Н	Н	Н	Н	Н	Н	
			Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _O	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	quiescent supply current		-	50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C

74HC_HCT138 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights	reserved.
Product data sheetRev. 4 — 27 June 20124	of 19

3-to-8 line decoder/demultiplexer; inverting

In accordance	e with the Absolute Maximum Ratil	ng System (IEC 60134). Voltages are referei	nced to GND	(grouna :	= 0 V).
Symbol	Parameter	Conditions	Min	Max	Unit
P _{tot}	total power dissipation				
	DIP16 package		<u>[1]</u> _	750	mW
	SO16 package		[2] _	500	mW
	SSOP16 package		<u>[3]</u>	500	mW
	TSSOP16 package		[3] _	500	mW
	DHVQFN16 package		<u>[4]</u>	500	mW

Table 4. Limiting values ...continued

~ • •

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

[3] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

[4] For DHVQFN16 packages: Ptot derates linearly with 4.5 mW/K above 60 °C.

Recommended operating conditions 8.

Recommended operating conditions Table 5.

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC13	38		74HCT	Unit		
			Min	Тур	Max	Min	Тур	Max	_
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

Static characteristics 9.

Static characteristics Table 6.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = −40 °C to +85 °C		T _{amb} = −40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC138	3									
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

74HC_HCT138	All information provided in this document is subject to legal disclaimers.	© NXP B.V. 2012. All rights reserved.
Product data sheet	Rev. 4 — 27 June 2012	5 of 19

NXP Semiconductors

74HC138; 74HCT138

3-to-8 line decoder/demultiplexer; inverting

Symbol	Parameter	Conditions	Ta	_{mb} = 25	°C	T _{amb} = +85	40 °C to °C	T _{amb} = -4 +125	0 °C to °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						1		
	output voltage	I_{O} = -20 μ A; V_{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		I_{O} = -4.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{OZ}	OFF-state output current	per input pin; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; other inputs at V_{CC} or GND; $V_{CC} = 6.0 \text{ V}$; $I_O = 0 \text{ A}$		-	-	±0.5	-	±5.0	-	±10
I _{CC}	supply current		-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-					pF
74HCT1	38									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{OZ}	OFF-state output current	per input pin; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; other inputs at V_{CC} or GND; $V_{CC} = 5.5 \text{ V}$; $I_O = 0 \text{ A}$		-	-	±0.5	-	±5.0	-	±10
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	-	80	-	160	μA

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

```
      74HC_HCT138
      All information provided in this document is subject to legal disclaimers.
      © NXP B.V. 2012. All rights reserved.

      Product data sheet
      Rev. 4 — 27 June 2012
      6 of 19
```

3-to-8 line decoder/demultiplexer; inverting

Symbol	Parameter	Conditions	T _{amb} = 25 °C			T _{amb} = −40 °C to +85 °C		T _{amb} = - +12	-40 °C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
ΔI _{CC}	additional supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} - 2.1 \ V; \\ \text{other inputs at } V_{CC} \ \text{or GND}; \\ V_{CC} = 4.5 \ V \ \text{to } 5.5 \ V; \\ I_{O} = 0 \ \text{A} \end{array}$	'							
		per input pin; An inputs	-	150	540	-	675	-	735	μΑ
		per input pin; En inputs	-	125	450	-	562.5	-	612.5	μΑ
		per input pin; E3 input	-	100	360	-	450	-	490	μΑ
CI	input capacitance		-	3.5	-					pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 8.

Symbol	Parameter	Conditions		T _{an}	_{nb} = 25	°C	T _{amb} = to +	= –40 °C 85 °C	T _{amb} = -40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
For type	74HC138										
t _{pd}	propagation	An to \overline{Y} n; see Figure 6	[1]								
	delay	$V_{CC} = 2.0 V$		-	41	150	-	190	-	225	ns
		$V_{CC} = 4.5 V$		-	15	30	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	12	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	12	26	-	33	-	38	ns
		E3 to Yn; see Figure 6	[1]								
		$V_{CC} = 2.0 V$		-	47	150	-	190	-	225	ns
		$V_{CC} = 4.5 V$		-	17	20	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	14	26	-	33	-	38	ns
		En to Yn; see Figure 7	[1]								
		$V_{CC} = 2.0 V$		-	47	150	-	190	-	225	ns
		$V_{CC} = 4.5 V$		-	17	20	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	14	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	14	26	-	33	-	38	ns
t _t	transition time	Yn; see <u>Figure 6</u> and <u>Figure 7</u>	[2]								
		$V_{CC} = 2.0 V$		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$		-	6	13	-	16	-	19	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V _I = GND to V _{CC}	<u>[3]</u>	-	67	-	-	-	-	-	pF
74HC_HCT138		All information	provided	in this docum	ent is subjec	t to legal disc	laimers.		© N)	KP B.V. 2012. All r	ights reserved.
Product data sheet			Rev.	4 — 27	June 20	012					7 of 19

3-to-8 line decoder/demultiplexer; inverting

Symbol	Parameter	Conditions		T _{amb} = 25 °C		T _{amb} = -40 °C to +85 °C		T _{amb} = -40 °C to +125 °C		Unit	
				Min	Тур	Max	Min	Max	Min	Мах	
For type	74HCT138										
t _{pd}	propagation delay	An to Yn; see Figure 6	[1]								
		$V_{CC} = 4.5 V$		-	20	35	-	44	-	53	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		E3 to Yn; see Figure 6	[1]								
		$V_{CC} = 4.5 V$		-	18	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
		En to Yn; see Figure 7	[1]								
		$V_{CC} = 4.5 V$		-	19	40	-	50	-	60	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t _t	transition time	Yn; see <u>Figure 6</u> and <u>Figure 7</u>	[2]								
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f = 1 MHz; V _I = GND to V _{CC}	<u>[3]</u>	-	67	-	-	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 8.

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o =$ output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

3-to-8 line decoder/demultiplexer; inverting

11. Waveforms





Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC138	0.5V _{CC}	0.5V _{CC}
74HCT138	1.3 V	1.3 V

NXP Semiconductors

74HC138; 74HCT138

3-to-8 line decoder/demultiplexer; inverting



lable 9. – Test dat	а
---------------------	---

Туре	Input		Load		S1 position			
	Vi	t _r , t _f	C∟	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
74HC138	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	
74HCT138	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	



3-to-8 line decoder/demultiplexer; inverting

12. Package outline



Fig 9. Package outline SOT38-4 (DIP16)

3-to-8 line decoder/demultiplexer; inverting



Fig 10. Package outline SOT109-1 (SO16)

3-to-8 line decoder/demultiplexer; inverting



Fig 11. Package outline SOT403-1 (TSSOP16)

74HC_HCT138 All information provided in this document is subject to legal disclaimers.

3-to-8 line decoder/demultiplexer; inverting



Fig 12. Package outline SOT338-1 (SSOP16)

74HC_HCT138 All information provided in this document is subject to legal disclaimers.

Product data sheet

3-to-8 line decoder/demultiplexer; inverting



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 13. Package outline SOT763-1 (DHVQFN16)



3-to-8 line decoder/demultiplexer; inverting

13. Abbreviations

Table 10.	Abbreviations
Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

14. Revision history

Table 11. Revision history **Document ID** Change notice Doc. number Supersedes Release date Data sheet status 74HC_HCT138 v.4 20120627 Product data sheet 74HC_HCT138 v.3 -Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. · Legal texts have been adapted to the new company name where appropriate. • SOT38-1 changed to SOT38-4. 74HC_HCT138 v.3 74HC_HCT138_CNV v.2 20051223 Product data sheet -Modifications: The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. Section 3 "Ordering information", Section 5 "Pinning information" and Section 12 "Package ٠ outline": Added DHVQFN package information • Section 9 "Static characteristics": Added from the family specification 74HC HCT138 CNV v.2 19970827 Product specification

3-to-8 line decoder/demultiplexer; inverting

15. Legal information

15.1 Data sheet status

	Demition
elopment	This document contains data from the objective specification for product development.
lification	This document contains data from the preliminary specification.
duction	This document contains the product specification.
il d	elopment ification uction

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT138 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 4 — 27 June 2012

3-to-8 line decoder/demultiplexer; inverting

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

3-to-8 line decoder/demultiplexer; inverting

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms 9
12	Package outline 11
13	Abbreviations
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 June 2012 Document identifier: 74HC_HCT138