2-input EXCLUSIVE-OR gate Rev. 05 — 4 July 2007

General description 1.

74AHC1G86 and 74AHCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

2. **Features**

- Symmetrical output impedance
- High noise immunity
- ESD protection:
 - HBM JESD22-A114E: exceeds 2000 V
 - MM JESD22-A115-A: exceeds 200 V
 - CDM JESD22-C101C: exceeds 1000 V
- Low power dissipation
- Balanced propagation delays
- SOT353-1 and SOT753 package options
- Specified from –40 °C to +125 °C

3. Ordering information

Table 1.	Ordering information
----------	----------------------

Type number	Package									
	Temperature range	Name	Description	Version						
74AHC1G86GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads;	SOT353-1						
74AHCT1G86GW			body width 1.25 mm							
74AHC1G86GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753						
74AHCT1G86GV	_									



2-input EXCLUSIVE-OR gate

4. Marking

Table 2. Marking codes	
Type number	Marking code
74AHC1G86GW	АН
74AHCT1G86GW	СН
74AHC1G86GV	A86
74AHCT1G86GV	C86

5. Functional diagram







Fig 3. Logic diagram

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
В	1	data input
А	2	data input
GND	3	ground (0 V)
Y	4	data output
V _{CC}	5	supply voltage

7. Functional description

Table 4.Function table

H = *HIGH* voltage level; *L* = *LOW* voltage level

Inputs	Output	
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
н	Н	L

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	-20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _O	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[2] _	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For both TSSOP5 and SC-74A packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

2-input EXCLUSIVE-OR gate

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74	AHC1G	86	74AHCT1G86			Unit	
			Min	Тур	Max	Min	Тур	Max	V V V V °C ns/V	
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V	
VI	input voltage		0	-	5.5	0	-	5.5	V	
Vo	output voltage		0	-	V _{CC}	0	-	V_{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
$\Delta t / \Delta V$	input transition rise	$V_{CC}=3.3~V\pm0.3~V$	-	-	100	-	-	-	ns/V	
	and fall rate	$V_{CC}=5.0~V\pm0.5~V$	-	-	20	-	-	20	ns/V	

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		−40 °C	to +85 °C	–40 °C to +125 °C Un		Uni
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G86									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
VIL	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
	V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V	
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -50 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_0 = -50 \ \mu A; \ V_{CC} = 3.0 \ V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		I_{O} = 8.0 mA; V_{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V V V V V V V V V V V V V V V V V V V
I	input leakage current	$V_{I} = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
сс	supply current		-	-	1.0	-	10	-	40	μA
Cı	input capacitance		-	1.5	10	-	10	-	10	рF

74AHC_AHCT1G86_5

Product data sheet

2-input EXCLUSIVE-OR gate

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	−40 °C t	o +125 °C	Unit
		Min	Тур	Max	Min	Max	Min	Min Max	1	
For type	74AHCT1G86									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
outpu	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
l _l	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current		-	-	1.0	-	10	-	40	μΑ
ΔI_{CC}	additional supply current	per input pin; V _I = 3.4 V; other inputs at V _{CC} or GND; $I_O = 0 A$; V _{CC} = 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	1.5	10	-	10	-	10	pF

Table 7. Static characteristics ...continued

Voltages are referenced to GND (ground = 0 V).

11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; $t_r = t_f = \le 3.0$ ns. For waveform see Figure 5. For test circuit see Figure 6.

			<u> </u>								
Symbol	Parameter	Conditions			25 °C		−40 °C 1	to +85 °C	−40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC1G86										
t _{pd} propagatio delay	propagation	A and B to Y	<u>[1]</u>								
	delay	V_{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	4.0	11.0	1.0	13.0	1.0	14.0	ns
		C _L = 50 pF		-	5.8	14.5	1.0	16.5	1.0	18.5	ns
		V_{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.4	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	4.9	8.8	1.0	10.0	1.0	11.5	ns
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	9	-	-	-	-	-	pF

74AHC_AHCT1G86_5

2-input EXCLUSIVE-OR gate

Symbol	Parameter	Conditions			25 °C		−40 °C	to +85 °C	–40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	9.0	
For type	74AHCT1G8	6									
pa i	propagation	A and B to Y	<u>[1]</u>								
	delay	V_{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.5	6.9	1.0	8.0	1.0	9.0	ns
		C _L = 50 pF		-	5.0	7.9	1.0	9.0	1.0	10.5	ns
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	11	-	-	-	-	-	pF

Table 8. Dynamic characteristics ...continued

GND = 0 V; $t_r = t_f = \le 3.0$ ns. For waveform see Figure 5. For test circuit see Figure 6.

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] Typical values are measured at V_{CC} = 3.3 V.

[3] Typical values are measured at $V_{CC} = 5.0$ V.

[4] C_{PD} is used to determine the dynamic power dissipation P_D (μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

12. Waveforms





Table 9. Measurement points

Туре	Input	Output	
	VI	V _M	V _M
74AHC1G86	GND to V _{CC}	$0.5 imes V_{CC}$	$0.5 \times V_{CC}$
74AHCT1G86	GND to 3.0 V	1.5 V	$0.5 \times V_{CC}$

NXP Semiconductors

74AHC1G86; 74AHCT1G86

2-input EXCLUSIVE-OR gate



2-input EXCLUSIVE-OR gate

13. Package outline




Fig 7. Package outline SOT353-1 (TSSOP5)

74AHC_AHCT1G86_5

Product data sheet

2-input EXCLUSIVE-OR gate




Fig 8. Package outline SOT753 (SC-74A)

74AHC_AHCT1G86_5

Product data sheet

2-input EXCLUSIVE-OR gate

14. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
CDM	Charged Device Model			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

15. Revision history

Table 11. Revision histo	ory				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AHC_AHCT1G86_5	20070704	Product data sheet	-	74AHC_AHCT1G86_4	
Modifications:		f this data sheet has been rede NXP Semiconductors.	esigned to comply w	ith the new identity	
	 Legal texts have been adapted to the new company name where appropriate. 				
	 Package SOT353 changed to SOT353-1 in Section 3 and Section 13. 				
	 Quick reference 	nce data and Soldering section	s removed.		
74AHC_AHCT1G86_4	20020606	Product specification	-	74AHC_AHCT1G86_3	
74AHC_AHCT1G86_3	20020218	Product specification	-	74AHC_AHCT1G86_2	
74AHC_AHCT1G86_2	20010406	Product specification	-	74AHC1G_AHCT1G86_	
74AHC1G_AHCT1G86_1	19990920	Product specification	-	-	

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nxp.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

74AHC_AHCT1G86_5 Product data sheet

2-input EXCLUSIVE-OR gate

18. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Marking 2
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning 2
6.2	Pin description 3
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms 6
13	Package outline
14	Abbreviations
15	Revision history 10
16	Legal information
16.1	Data sheet status 11
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks 11
17	Contact information 11
18	Contents 12



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 July 2007 Document identifier: 74AHC_AHCT1G86_5