
## INTEGRATED CIRCUITS



Product specification Supersedes data of 2002 Oct 30 2003 Jan 30

Philips Semiconductors



## 16-bit bus transceiver with direction pin; 5 V tolerant74LVC16245A;(3-state)74LVCH16245A

#### FEATURES

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- High-impedance when  $V_{CC} = 0 V$
- All data inputs have bushold (74LVCH16245A only)
- · Complies with JEDEC standard no. 8-1A
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.

### DESCRIPTION

The 74LVC(H)16245A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 Volt. These features allow the use of these devices as a mixed 3.3 and 5 V environment.

The 74LVC(H)16245A is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features two output enable  $(n\overline{OE})$  inputs for easy cascading and two send/receive (nDIR) inputs for direction control.  $n\overline{OE}$  controls the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

The 74LVCH16245A bushold data inputs eliminates the need for external pull-up resistors to hold unused inputs.

## 

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$   $\leq$  2.5 ns.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $nA_n$ to $nB_n$ ; $nB_n$ to $nA_n$	$C_{L} = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	3.0	ns
CI	input capacitance		5.0	pF
C <sub>I/O</sub>	input/output capacitance		10	pF
C <sub>PD</sub>	power dissipation capacitance per gate	$V_I = GND$ to $V_{CC}$ ; note 1	30	pF

#### Note

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

N = total switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 74LVC16245A; 74LVCH16245A

### ORDERING INFORMATION

	PACKAGE							
	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE			
74LVC16245ADL	–40 to +85 °C	48	SSOP48	plastic	SOT370-1			
74LVCH16245ADL	–40 to +85 °C	48	SSOP48	plastic	SOT370-1			
74LVC16245ADGG	–40 to +85 °C	48	TSSOP48	plastic	SOT362-1			
74LVCH16245ADGG	–40 to +85 °C	48	TSSOP48	plastic	SOT362-1			
74LVC16245AEV	–40 to +85 °C	56	VFBGA56	plastic	SOT702-1			
74LVCH16245AEV	–40 to +85 °C	56	VFBGA56	plastic	SOT702-1			

### FUNCTION TABLE

See note 1.

INF	TUT	OUTPUT		
nOE nDIR		nA <sub>n</sub>	nB <sub>n</sub>	
L	L	A = B	inputs	
L	Н	inputs	B = A	
н Х		Z	Z	

#### Note

1. H = HIGH voltage level;

L = LOW voltage level;

X = don't care;


Z = high-impedance OFF-state.

## 74LVC16245A; 74LVCH16245A


### PINNING

SYMBOL	PINS	BALLS	DESCRIPTION
1DIR	1	A1	direction control input
1B <sub>0</sub>	2	B2	data inputs/output
1B <sub>1</sub>	3	B1	data inputs/output
GND	4, 10, 15, 21, 28,	B3, B4, D3, D4,	ground (0 V)
	34, 39, 45	G3, G4, J3, J4	
1B <sub>2</sub>	5	C2	data inputs/output
1B <sub>3</sub>	6	C1	data inputs/output
V <sub>CC1</sub>	7, 18	C3, H3	supply voltage
1B <sub>4</sub>	8	D2	data inputs/output
1B <sub>5</sub>	9	D1	data inputs/output
1B <sub>6</sub>	11	E2	data inputs/output
1B <sub>7</sub>	12	E1	data inputs/output
2B <sub>0</sub>	13	F1	data output
2B <sub>1</sub>	14	F2	data output
2B <sub>2</sub>	16	G1	data output
2B <sub>3</sub>	17	G2	data output
2B <sub>4</sub>	19	H1	data output
2B <sub>5</sub>	20	H2	data output
2B <sub>6</sub>	22	J1	data output
2B <sub>7</sub>	23	J2	data output
2DIR	24	K1	direction control input
2 <del>0E</del>	25	K6	output enable input (active LOW)
2A <sub>7</sub>	26	J5	data inputs/output
2A <sub>6</sub>	27	J6	data inputs/output
2A <sub>5</sub>	29	H5	data inputs/output
2A <sub>4</sub>	30	H6	data inputs/output
V <sub>CC2</sub>	31, 42	H4, C4	supply voltage
2A <sub>3</sub>	32	G5	data inputs/output
2A <sub>2</sub>	33	G6	data inputs/output
2A <sub>1</sub>	35	F5	data inputs/output
2A <sub>0</sub>	36	F6	data inputs/output
1A <sub>7</sub>	37	E6	data inputs/output
1A <sub>6</sub>	38	E5	data inputs/output
1A <sub>5</sub>	40	D6	data inputs/output
1A <sub>4</sub>	41	D5	data inputs/output
1A <sub>3</sub>	43	C6	data inputs/output
1A <sub>2</sub>	44	C5	data inputs/output
1A <sub>1</sub>	46	B6	data inputs/output
1A <sub>0</sub>	47	B5	data inputs/output
1 <del>0E</del>	48	A6	output enable input (active LOW)


## 74LVC16245A; 74LVCH16245A



## 74LVC16245A; 74LVCH16245A



## 74LVC16245A; 74LVCH16245A



## 74LVC16245A; 74LVCH16245A

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	for maximum speed performance	2.7	3.6	V
		for low voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
Vo	output voltage	output HIGH or LOW state	0	V <sub>CC</sub>	V
		output 3-state	0	5.5	V
T <sub>amb</sub>	operating ambient temperature	in free air	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	$V_{CC} = 1.2$ to 2.7 V	0	20	ns/V
		V <sub>CC</sub> = 2.7 to 3.6 V	0	10	ns/V

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input diode current	V <sub>1</sub> < 0	-	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I <sub>OK</sub>	output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	-	±50	mA
Vo	output voltage	output HIGH or LOW state; note 1	-0.5	V <sub>CC</sub> + 0.5	V
		output 3-state; note 1	-0.5	+6.5	V
lo	output source or sink current	$V_{O} = 0$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub> , I <sub>GND</sub>	V <sub>CC</sub> or GND current		-	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation				
	SSOP and TSSOP package	temperature range from -40 to +85 °C; note 2	-	500	mW
	VFBGA package	temperature range from –40 to +85 °C; note 3	-	1000	mW

#### Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. Above 60 °C the value of  $\mathsf{P}_\mathsf{D}$  derates linearly with 5.5 mW/K.

3. Above 70  $^{\circ}\text{C}$  the value of P\_D derates linearly with 1.8 mW/K.

## 74LVC16245A; 74LVCH16245A

### DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS			<b>T</b> ( <b>D</b> (1)		
		OTHER	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNIT
T <sub>amb</sub> = -40	) to +85 °C			1	-1		
VIH	HIGH-level input voltage		1.2	V <sub>CC</sub>	-	_	V
			2.7 to 3.6	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		1.2	-	-	GND	V
			2.7 to 3.6	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	I <sub>O</sub> = -12 mA	2.7	V <sub>CC</sub> – 0.5	-	-	V
		I <sub>O</sub> = −100 μA	3.0	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	-	V
		I <sub>O</sub> = -18 mA	3.0	V <sub>CC</sub> – 0.6	-	-	V
		I <sub>O</sub> = -24 mA	3.0	V <sub>CC</sub> – 0.8	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		I <sub>O</sub> = 12 mA	2.7	-	-	0.40	V
		I <sub>O</sub> = 100 μA	3.0	-	-	0.20	V
		I <sub>O</sub> = 24 mA	3.0	-	-	0.55	V
ILI	input leakage current	V <sub>I</sub> = 5.5 V or GND; note 2	3.6	-	±0.1	±5	μA
I <sub>OZ</sub>	3-state output OFF-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{O} = 5.5 \text{ V or GND}$	3.6	-	0.1	±5	μA
I <sub>off</sub>	power off leakage supply	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0.0	-	0.1	±10	μA
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	-	0.1	20	μA
$\Delta I_{CC}$	additional quiescent supply current per pin	$V_{I} = V_{CC} - 0.6 V;$ $I_{O} = 0$	2.7 to 3.6	-	5	500	μA
I <sub>BHL</sub>	bushold LOW sustaining current	V <sub>I</sub> = 0.8 V; notes 3, 4 and 5	3.0	75	-	-	μA
I <sub>BHH</sub>	bushold HIGH sustaining current	V <sub>I</sub> = 2.0 V; notes 3, 4 and 5	3.0	-75	-	-	μA
I <sub>BHLO</sub>	bushold LOW overdrive current	notes 3, 4 and 6	3.6	500	-	-	μA
I <sub>BHHO</sub>	bushold HIGH overdrive current	notes 3, 4 and 6	3.6	-500	-	-	μA

#### Notes

1. All typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.

- 2. For bushold parts, the bushold circuit is switched off when  $V_I > V_{CC}$  allowing 5.5 V on the input terminal.
- 3. Valid for data inputs of bushold parts (74LVCH16245A) only.
- 4. For data inputs only, control inputs do not have a bushold circuit.
- 5. The specified sustaining current at the data input holds the input below the specified  $V_1$  level.
- 6. The specified overdrive current at the data input forces the data input to the opposite input state.

### 74LVC16245A; 74LVCH16245A

### AC CHARACTERISTICS

 $GND = 0 V; t_r = t_f \le 2.5 ns.$ 

CVMDOI		TEST CONDI		TVD			
SYMBOL	PARAMETER	WAVEFORMS	V <sub>cc</sub> (V)	MIN.	TYP.	MAX.	UNIT
T <sub>amb</sub> = -40	) to +85 °C		•				
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA <sub>n</sub> to nB <sub>n</sub> ;	see Figs 6 and 8	1.2	-	13.0	-	ns
	nB <sub>n</sub> to nA <sub>n</sub>		2.7	1.5	-	5.5	ns
			3.0 to 3.6	1.5	3.0 <sup>(1)</sup>	4.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $n\overline{OE}$ to $nA_n$ ; $n\overline{OE}$ to $nB_n$	See Figs 7 and 8	1.2	-	15.0	-	ns
			2.7	1.5	-	7.1	ns
			3.0 to 3.6	1.5	4.0 <sup>(1)</sup>	6.1	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $n\overline{OE}$ to $nA_n$ ; $n\overline{OE}$ to $nB_n$	see Figs 7 and 8	1.2	-	11.0	-	ns
			2.7	1.5	-	6.6	ns
			3.0 to 3.6	1.5	4.0 <sup>(1)</sup>	5.6	ns

#### Note

1. Typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.

#### AC WAVEFORMS




Fig.6 The input  $(nA_n, nB_n)$  to output  $(nB_n, nA_n)$  propagation delays.

## 74LVC16245A; 74LVCH16245A





Fig.7 3-state enable and disable times.

## 74LVC16245A; 74LVCH16245A




 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.


Fig.8 Load circuitry for switching times.

### 74LVC16245A; 74LVCH16245A


### PACKAGE OUTLINES



### 74LVC16245A; 74LVCH16245A



## 74LVC16245A; 74LVCH16245A



74LVC16245A; 74LVCH16245A

## 16-bit bus transceiver with direction pin; 5 V tolerant (3-state)

#### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

### 74LVC16245A; 74LVCH16245A

#### Suitability of surface mount IC packages for wave and reflow soldering methods

	SOLDERING METHOD			
FACTAGE	WAVE	REFLOW <sup>(2)</sup>		
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable		
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable		
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable		
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(6)</sup>	suitable		

#### Notes

- 1. For more detailed information on the BGA packages refer to the *"(LF)BGA Application Note*" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

## 74LVC16245A; 74LVCH16245A

#### DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 74LVC16245A; 74LVCH16245A

NOTES

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/06/pp20

Date of release: 2003 Jan 30

Document order number: 9397 750 10749

Let's make things better.





Philips Semiconductors

ips Semiconductors	Home				
lu Buy MySe Cont	ta Product Information				
loonline			Information as of 2003-04	22	
	74LVC16245	5A;	My.Semiconductors.COM		
		151.16	Your personal service fro		5
	74LVCH1624	45A, 10-	Philips Semiconductors.	download datasheet	
	bit bus trans	sceiver	Please register now !	Download datasheet	
			Stay informed		
-Products	with direction	on pin; 5			
MultiMarket	V tolorant (2	-Stata)			
Semiconductors	V tolerant (3	-Slale)			
Catalog by		Reatures Buy online	Applications     Support & tools	Datasheet     Email/translate	
Function		arametrics	Similar products		
Catalog by					
<u>System</u>	📕 🗆 General desc	ription			
• Cross-reference					
<ul> <li>Packages</li> </ul>	<sup>11</sup> The 74LVC(H)16245A is a hi	gh_performance_low	-nower low-voltage Si-ga	te CMOS device superior to	most advance
End of Life	CMOS compatible TTL famili	ies. Inputs can be driv	ven from either 3.3 or 5 V (	levices. In 3-state operation.	outputs can ha
• information	Volt. These features allow the	use of these devices	as a mixed 3.3 and 5 V env	ironment.	outputs cuil ilu
Distributors Go					
Here!	<sup>III</sup> The 74LVC(H)16245A is a 16	5-bit transceiver featu	ring non-inverting 3-state l	ous compatible outputs in bot	h send and rec
- Models	directions. The device features				
	direction control. nOE control				
<ul> <li><u>SoC solutions</u></li> </ul>	transceivers or one 16-bit trans	-	······································		
	The 74LVCH16245A bushold	data inputs eliminat	es the need for external pul	l-up resistors to hold unused i	inputs.

file:///G|/imaging/BITTING/CPL/20030424/04232003\_9/PHGL/\_HTML04232003/74LVC16245ADL.html (1 of 5) [May-12-2003 11:42:48 AM]

## Features

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- MULTIBYTE <sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- High-impedance when  $V_{CC} = 0 V$
- All data inputs have bushold (74LVCH16245A only)
- Complies with JEDEC standard no. 8-1A
- ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.

## Applications

AN240: Interfacing 3 Volt and 5 Volt Applications

## Datasheet

<u>Type number</u>	<u>Title</u>	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
74LVC16245A; 74LVCH16245A	16-bit bus transceiver with direction pin; 5 V tolerant (3-State)	1/30/2003	Product specification	20	109	Download

file:///Gl/imaging/BITTING/CPL/20030424/04232003\_9/PHGL/\_HTML04232003/74LVC16245ADL.html (2 of 5) [May-12-2003 11:42:48 AM]

## Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	of	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74LVC16245ADGG	<u>SOT362-1</u> (TSSOP48)	3.3V 16-Bit Transceiver with Direction Pin; Non- Inverting (3- State)	4~6	Low	48	Low Power or Battery Applications	TTL	Medium
74LVC16245ADL	<u>SOT370-1</u> (SSOP48)	3.3V 16-Bit Transceiver with Direction Pin; Non- Inverting (3- State)	4~6	Low	48	Low Power or Battery Applications	TTL	Medium
74LVCH16245ADGG	<u>SOT362-1</u> (TSSOP48)	3.3V 16-Bit Transceiver with Direction Pin; Non- Inverting with Bus Hold (3- State)	4~6	Low	48	Low Power or Battery Applications	TTL	Medium
74LVCH16245ADL	<u>SOT370-1</u> (SSOP48)	3.3V 16-Bit Transceiver with Direction Pin; Non- Inverting with Bus Hold (3- State)	4~6	Low	48	Low Power or Battery Applications	TTL	Medium

file:///G|/imaging/BITTING/CPL/20030424/04232003\_9/PHGL/\_HTML04232003/74LVC16245ADL.html (3 of 5) [May-12-2003 11:42:48 AM]

## Products, packages, availability and ordering

Type number	North American type number	Ordering code (12NC)	Marking/Packing	Package	Device status	Buy online
74LVC16245ADGG	74LVC16245ADG	9352 350 90112	Standard Marking * Tube	<u>SOT362-1</u> (TSSOP48)	Full production	order this -
	74LVC16245ADG- T	9352 350 90118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT362-1</u> (TSSOP48)	Full production	order this -
74LVC16245ADL	74LVC16245ADL	9352 349 00112	Standard Marking * Tube	<u>SOT370-1</u> (SSOP48)	Full production	order this -
	74LVC16245ADL- T	9352 349 00118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT370-1</u> (SSOP48)	Full production	order this -
74LVC16245AEV		9352 707 93118	Standard Marking * Reel Pack, SMD, 13"		Full production	-
		9352 707 93151	Standard Marking * Tray Pack, Bakeable, Single		Full production	-
		9352 707 93157	Standard Marking * Tray Pack, Bakeable, Multiple	<u>SOT702-1</u> (VFBGA56)	Full production	-
74LVCH16245ADGG	74LVCH16245ADG	9352 384 70112	Standard Marking * Tube	<u>SOT362-1</u> (TSSOP48)	Full production	order this -
	74LVCH16245ADG- T	9352 384 70118	Standard Marking * Reel Pack, SMD, 13"		Full production	order this -
74LVCH16245ADL	74LVCH16245ADL	9352 384 60112	Standard Marking * Tube	<u>SOT370-1</u> (SSOP48)	Full production	order this -
	74LVCH16245ADL- T	9352 384 60118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT370-1</u> (SSOP48)	Full production	order this -

file:///G|/imaging/BITTING/CPL/20030424/04232003\_9/PHGL/\_HTML04232003/74LVC16245ADL.html (4 of 5) [May-12-2003 11:42:48 AM]

74LVCH16245AEV	9352 719 44118	Standard Marking * Reel Pack, SMD, 13"		Full production	-
	9352 719 44157	Standard Marking * Tray Pack, Bakeable, Multiple	<u>SOT702-1</u>	Full production	

## Similar products

<u>74LVC16245A</u>; <u>74LVCH16245A</u> links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

## Support & tools

I<sup>2</sup>C Bus Solutions, Typical I<sup>2</sup>C Bus Arrangement

## Email/translate this product information

- Email this product information.
- Translate this product information page from English to:

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of <u>Google Language Tools</u> and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site

| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |

file:///G|/imaging/BITTING/CPL/20030424/04232003\_9/PHGL/\_HTML04232003/74LVC16245ADL.html (5 of 5) [May-12-2003 11:42:48 AM]