

May 1998 Revised October 2004

#### **NC7SZ374**

# TinyLogic® UHS D-Type Flip-Flop with 3-STATE Output

#### **General Description**

The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output from Fairchild's Ultra High Speed Series of TinyLogic® in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{\rm CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{\rm CC}$  range. The inputs and output are high impedance when  $V_{\rm CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{\rm CC}$  operating voltage. This single flip-flop will store the state of the D input that meets the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. The output tolerates voltages above  $V_{\rm CC}$  in the 3-STATE condition.

#### **Features**

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- $\blacksquare$  Ultra High Speed;  $\rm t_{PD}$  2.6 ns Typ into 50 pF at 5V  $\rm V_{CC}$
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V 3V translation
- Patented noise/EMI reduction circuitry implemented

#### **Ordering Code:**


Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ374P6X	MAA06A	Z74	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ374L6X	MAC06A	C9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

© 2004 Fairchild Semiconductor Corporation

DS500156

# **Logic Symbol**



#### **Pin Descriptions**


Pin Names	Description
i ili ivallies	Description
D	Data Input
CP	Clock Pulse Input
ŌĒ	Output Enable Input
Q	Flip-Flop Output

#### **Function Table**

	Output		
СР	D	OE	Q
~	L	L	L
~	Н	L	Н
~	Х	L	Q <sub>n</sub>
Х	Х	Н	Z

H = HIGH Logic Level Z = High Impedance X = Immaterial L = LOW Logic Level Q<sub>n</sub> = No change in data

### **Connection Diagrams**




#### Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

#### Pad Assignment for MicroPak



(Top Thru View)

#### **Absolute Maximum Ratings**(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V DC Input Voltage (V<sub>IN</sub>) DC Output Voltage (VOUT) -0.5V to +7.0VDC Input Diode Current (I<sub>IK</sub>)  $V_{IN} < 0V$ -50 mA DC Output Diode Current (IOK)  $V_{OUT} < 0V$ -50 mA DC Output (I<sub>OUT</sub>) Source/Sink Current  $\pm$  50 mA DC V<sub>CC</sub>/GND Current (I<sub>CC</sub>/I<sub>GND</sub>)  $\pm$  50 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Junction Temperature under Bias (T<sub>J</sub>) 150°C Junction Lead Temperature (T<sub>L</sub>) 260°C (Soldering, 10 seconds)

# **Recommended Operating Conditions** (Note 2)

Power Supply Operating (V<sub>CC</sub>) 1.65V to 5.5V Data Retention 1.5V to 5.5V Input Voltage (V<sub>IN</sub>) 0V to 5.5V Output Voltage (V<sub>OUT</sub>) Active State 0V to  $V_{CC}$ 3-STATE 0V to 5.5V Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)  $V_{CC} = 1.8V, \, 2.5V \pm 0.2V$ 0 to 20 ns/V  $V_{CC}=3.3V\pm0.3V$ 0 to 10 ns/V  $V_{CC} = 5.5V \pm 0.5V$ 0 to 5 ns/V Operating Temperature (T<sub>A</sub>) -40°C to +85°C Thermal Resistance  $(\theta_{JA})$ 350° C/W

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Power Dissipation (P<sub>D</sub>) @  $+85^{\circ}$ C

Symbol	Parameter	v <sub>cc</sub>	$T_A = +25^\circ$	С		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Cor	attions
V <sub>IH</sub>	HIGH Level Control	1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		v		
	Input Voltage	2.3 to 5.5	0.75 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level Control	1.65 to 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
	Input Voltage	2.3 to 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	٧		
V <sub>OH</sub>	HIGH Level Control	1.65	1.55	1.65		1.55				
	Output Voltage	1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2				$I_{OH} = -100 \mu A$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		v	V -V	
		1.65	1.24	1.52		1.29		١ ٧	$V_{IN} = V_{IH}$	I <sub>OH</sub> = -4 mA
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.8		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.2		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Control	1.65		0.0	0.1		0.1			
	Output Voltage	1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1		ļ	$I_{OL}=100\;\mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	v	$V_{IN} = V_{IH}$	
		1.65		0.08	0.24		0.24	ľ	VIN - VIH	$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
oz	3-STATE Output Leakage	1.65 to 5.5			±0.5		±5.0	μΑ	$V_{IN} = V_{IL}$ or $V_{IH}$	
									$0 \le V_{OUT} \le 5.5V$	
OFF	Power Off Leakage Current	0.0			1.0		10	μΑ	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5V	
Icc	Quiescent Supply Current	1.65 to 5.5			1.0		10.0	μΑ	V <sub>IN</sub> = 5.5V, GND	

180 mW

# **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>		T <sub>A</sub> = +25°0		T <sub>A</sub> = -40°0	C to +85°C	Units	Conditions	Figure
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max			Number
f <sub>MAX</sub>	Maximum Clock	1.65				100				
	Frequency	1.8				100				
		$2.5\pm0.2$				125		MHz	C <sub>L</sub> = 50 pF	Figures 1, 3
		$3.3 \pm 0.3$				150			$R_D = 500\Omega$ , $S_1 = Open$	., 0
		$5.0 \pm 0.5$				175				
		1.65	2.5	9.7	1.50	2.5	16.5			
t <sub>PLH</sub>	Propagation Delay	1.8	2.5	6.5	10.0	2.5	11.0			
t <sub>PHL</sub>	CP to Q	$2.5\pm0.2$	2.0	3.8	6.5	2.0	7.0		C <sub>L</sub> = 15 pF	Figures 1, 3
		$3.3 \pm 0.3$	1.5	2.8	4.5	1.4	5.0	ns	$R_D = 1 M\Omega$	., 0
		$5.0 \pm 0.5$	1.0	2.2	3.5	1.0	3.8		S <sub>1</sub> = Open	
		$3.3 \pm 0.3$	2.0	3.4	5.5	1.6	6.2		C <sub>L</sub> = 50 pF	Figures
		$5.0 \pm 0.5$	1.5	2.6	4.0	1.4	4.7		$R_D = 500 \Omega$ , $S_1 = Open$	1, 3
t <sub>PZL</sub>	Output Enable Time	1.65	2.0	9.0	13.5	2.0	14.3			
t <sub>PZH</sub>		1.8	2.0	6.0	9.0	2.0	9.5		$C_L = 50 \text{ pF}, V_I = 2x V_{CC}$	
		$2.5\pm0.2$	2.0	3.7	6.0	1.8	6.6	ns	$R_U$ , $R_D = 500 \Omega$	Figures 1, 4
		$3.3 \pm 0.3$	1.5	2.8	5.0	1.4	5.3		S1 = GND for t <sub>PZH</sub>	1, 4
		$5.0 \pm 0.5$	1.0	2.2	3.7	1.0	3.9		$S1 = V_I$ for $t_{PZL}$	
		1.65	2.0	7.7	12.0	2.0	13.0			
t <sub>PLZ</sub>	Output Disable Time	1.8	2.0	5.1	8.0	2.0	8.5		$C_L = 50 \text{ pF}, V_I = 2x V_{CC}$	
t <sub>PHZ</sub>		$2.5 \pm 0.2$	2.0	3.5	6.0	1.8	6.3	ns	$R_U$ , $R_D = 500 \Omega$	Figures 1, 4
		$3.3 \pm 0.3$	1.5	2.8	4.5	1.4	4.7		S1 = GND for t <sub>PHZ</sub>	1, 4
		$5.0 \pm 0.5$	1.0	2.3	3.7	1.0	3.9		$S1 = V_I$ for $t_{PLZ}$	
t <sub>S</sub>	Setup Time,	$2.5\pm0.2$				2.5			C <sub>L</sub> = 50 pF	
	CP to D	$3.3 \pm 0.3$				2.0		ns	$R_D = 500 \Omega$ , $S_1 = Open$	Figures 1, 5
		$5.0 \pm 0.5$				1.5				1,0
t <sub>H</sub>	Hold Time,	$2.5\pm0.2$				1.5			C <sub>L</sub> = 50 pF	
	CP to D	$3.3 \pm 0.3$				1.5		ns	$_{D} = 500 \Omega$ , $S_{1} = Open$	Figures 1, 5
		$5.0 \pm 0.5$				1.5				1,0
t <sub>W</sub>	Pulse Width, CP	$2.5\pm0.2$				3.0			CL = 50 pF	
		$3.3\pm0.3$				2.8		ns	$R_D = 500 \ \Omega, \ S_1 = Open$	Figures 1, 5
		$5.0 \pm 0.5$				2.5				1,5

# Capacitance (Note 3)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	3		pF	V <sub>CC</sub> = Open, V <sub>IN</sub> 0V or V <sub>CC</sub>
C <sub>OUT</sub>	Output Capacitance	4		pF	$V_{CC} = 3.3V$ , $V_{IN} = 0V$ or $V_{CC}$
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)	10		pF	V <sub>CC</sub> = 3.3V
		12		рі	V <sub>CC</sub> = 5.0V

Note 3: T<sub>A</sub> = +25C, f = 1MHz.


Note 4:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{|N}) + (I_{CC} static)$ .




# Tape and Reel Specification TAPE FORMAT for SC70


TALE TOKMATION	2010			
Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


#### TAPE DIMENSIONS inches (millimeters)






Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	9 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
	8 mm	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	$(8 \pm 0.1)$





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com