

T-52-13-90

# OKI semiconductor

## MSC7701 (Underdevelopment)

### 40-BIT GRID DRIVER

#### GENERAL DESCRIPTION

The MSC7701 is a monolithic IC using the high withstand voltage driver process for hybridizing CMOS and DMOS transistors on one chip.

The logic portion such as the input stage, shift register and latch is formed by CMOS, and the output driver requiring a high withstand voltage is formed by DMOS transistors.


Since the pin assignment allows single side pattern formation on the printed circuit board, the display unit size can be reduced.

The bidirectional shift register facilitates the pattern design when the devices are arranged symmetrically with the display at the center axis.


#### FEATURES

- Logic supply voltage (V<sub>CC</sub>) : +5V
- VF driver supply voltage (V<sub>HV</sub>) : +130V ;
- VF driver output current
  - (I<sub>ohvh</sub>) : -40 mA (1 driver output high)
  - (I<sub>ohvl</sub>) : +2 mA
- Clock frequency : 5.5 MHz
- Built-in 40-Bit latch
- Built-in 40-Bit bidirectional shift register
- 60 Pin FLAT Package

BLOCK DIAGRAM



PIN CONFIDGURATION





T-52-13-90

PIN DESCRIPTION

Pin No.	Symbol	Name	Description
1 20 41 60	HVO 1 HVO 40	Driver output	<ol style="list-style-type: none"> <li>Each terminal is a high withstand voltage driver output terminal to drive the grid of the VF display tube, which corresponds to each bit of the shift register.</li> <li>Each terminal can be directly connected to the grid terminal of the VF display tube.</li> </ol>
22 39	V <sub>HV</sub>	Driver supply voltage	<ol style="list-style-type: none"> <li>This is a power terminal of the high withstand voltage driver to drive the VF display tube.</li> </ol>
28	V <sub>CC</sub>	Logic supply voltage	<ol style="list-style-type: none"> <li>This is a power terminal of the logic portion.</li> </ol>
36	$\overline{CL}$	Clear input	<ol style="list-style-type: none"> <li>This is an input terminal containing a pull-down resistor.</li> <li>The terminal is generally kept High. The driver output, High or Low, is driven by the output of the corresponding latch circuit.</li> <li>When the terminal is Low, the driver outputs are fixed to "Low" regardless of the output of the latch circuit.</li> </ol>
26	LS	Latch strobe input	<ol style="list-style-type: none"> <li>When the terminal is High, the latch circuit is slewed, and the output of the shift register is read into the latch circuit.</li> <li>When the terminal is Low, the latch circuit holds the output of the shift register immediately before the terminal is turned Low.</li> </ol>
34	CLOCK	Clock input	<ol style="list-style-type: none"> <li>This is a clock terminal of the shift register. The data of the shift register is shifted at the falling edge of a clock pulse.</li> </ol>
32	$\overline{RESET}$	Reset input	<ol style="list-style-type: none"> <li>When the terminal is Low, all the data of the shift register is Low. Generally and when not in use, connect the terminal to the V<sub>CC</sub> terminal.</li> </ol>
38	$\overline{F/B}$	Shift direction control input	<ol style="list-style-type: none"> <li>When the terminal is Low, data is shifted from 1 to 40, and Pin 31 is a serial in terminal and Pin 30 is a serial out terminal.</li> <li>When the terminal is High, data is shifted from 40 to 1, and Pin 30 is a serial in terminal and Pin 31 is a serial out terminal.</li> </ol>
31	SI/SO	Serial input/serial output	<ol style="list-style-type: none"> <li>When the <math>\overline{F/B}</math> terminal is Low, this terminal is a serial data input terminal.</li> <li>When the <math>\overline{F/B}</math> terminal is High, this terminal is a serial data output terminal.</li> </ol>
30	SO/SI	Serial output/serial input	<ol style="list-style-type: none"> <li>When the <math>\overline{F/B}</math> terminal is Low, this terminal is a serial data output terminal.</li> <li>When the <math>\overline{F/B}</math> terminal is High, this terminal is a serial data input terminal.</li> </ol>
24	GND	GND	<ol style="list-style-type: none"> <li>This is a grounding (GND) terminal.</li> </ol>


T-52-13-90

**SCHEMATIC DIAGRAMS OF LOGIC PORTION INPUT AND OUTPUT  
TERMINAL CIRCUITS**



T-52-13-90

**SCHEMATIC DIAGRAM OF DRIVER OUTPUT TERMINAL CIRCUIT**



**FUNCTION TABLE**

RESET	CLK	F/B	SI/SO	Q1	Q2	Q3	---	Q39	Q40	SO/SI
L	X	L	X	L	L	L		L	L	L
L	X	H	L	L	L	L		L	L	X
H		L	H	H	Q1n	Q2n		Q38n	Q39n	Q39r
H		L	L	L	Q1n	Q2n		Q38n	Q39n	Q39n
H		H	Q2n	Q2n	Q3n	Q4n		Q40n	H	H
H		H	Q2n	Q2n	Q3n	Q4n		Q40n	L	L

$\overline{CL}$	LS	Qn	HVO <sub>n</sub>
L	X	X	L
H	H	H	H
H	H	L	L
H	L	X	NC

L: Low Level, H: High Level  
 X: Don't Care, NC: No Change

**ELECTRICAL CHARACTERISTICS**

T-52-13-90

● **Absolute Maximum Ratings**

Parameter	Symbol	Conditios	Limits	Unit	Note
Logic supply voltage	V <sub>CC</sub>	Applicable to logic power terminal	-0.3~6.5	V	1
Driver supply voltage	V <sub>HV</sub>	Applicable to driver power terminal	V <sub>CC</sub> ~150	V	1
Input voltage	V <sub>IN</sub>	Applicable to all input teminals	-0.3~V <sub>CC</sub> +0.3	V	1
Data ouptput voltage	V <sub>od</sub>	Applicable to data output terminal	-0.3~V <sub>CC</sub> +0.3	V	1
Driver output voltage	V <sub>ohv</sub>	Applicable to all driver terminals	-0.3~V <sub>CC</sub> +0.3	V	1
Power Dissipation	P <sub>d</sub>	T <sub>a</sub> ≤ 25°C	860	mW	
Attenuation Rate	R <sub>j-a</sub>	T <sub>a</sub> > 25°C	145	°C/W	2
Operating temperature	T <sub>op</sub>	V <sub>HV</sub> ≤ 130V	-40~+85	°C	
Storage temperature	T <sub>stg</sub>	—————	-55~+150	°C	

Notes : 1. The maximum voltage which can be applied to the GND terminal.

2. Thermal resistance of the package (between junction and atmosphere).

The junction temperature (T<sub>j</sub>) expressed by the equation indicated below should not exceed 150°C.

$$T_j = P \times R_j - a + T_a \quad (P : \text{Maximum power consumption of IC})$$

● Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN	MAX	Unit	
Logic supply voltage	V <sub>CC</sub>	Applicable to logic power terminal	4.5	5.5	V	
Driver supply voltage	V <sub>HV</sub>	Applicable to logic power terminal	10	130	V	
High level input voltage	V <sub>IH</sub>	Applicable to all input terminals	V <sub>CC</sub> = 4.5V	3.6	—	V
			V <sub>CC</sub> = 5.5V	4.4	—	
Low level input voltage	V <sub>IL</sub>	Applicable to all input terminals	V <sub>CC</sub> = 4.5V	—	0.9	V
			V <sub>CC</sub> = 5.5V	—	1.1	
Driver high level output current	I <sub>OHVH</sub>	1 driver output : High Other driver outputs : Low	—	-40	mA	
Driver low level output current	I <sub>OHVL</sub>	Applicable to all driver output terminals	—	2	mA	
Clock frequency	f <sub>∅</sub>	See timing chart.	—	5.5	MHz	
Clock pulse width	t <sub>wclk</sub>	See timing chart.	70	—	nS	
Data setup time	t <sub>ds</sub>	See timing chart.	20	—	nS	
Data hold time	t <sub>dh</sub>	See timing chart.	45	—	nS	
LS pulse width	t <sub>wls</sub>	See timing chart.	80	—	nS	
CLK-LS delay time	t <sub>dcl</sub>	See timing chart.	45	—	nS	
LS-CL delay time	t <sub>dcl</sub>	See timing chart.	0	—	nS	
CL pulse width	t <sub>wcl</sub>	See timing chart.	2	—	μS	
Operating temperature	Top	See timing chart.	-40	+85	°C	



T-52-13-90

● DC Characteristics

$V_{CC} = 5V \pm 10\%$ ,  $V_{HV} = 110V$ ,  $T_a = -40^{\circ}C \sim +85^{\circ}C$

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Logic supply current	$I_{CC1}$	No load	All inputs : Low	—	—	50	$\mu A$
	$I_{CC2}$	$V_{CC} = 5.5V$	All inputs : High 1 driver output : High Other driver outputs: Low	—	—	200	
Driver supply current	$I_{HV1}$	No load	All driver outputs : Low	—	—	50	$\mu A$
	$I_{HV2}$	$V_{CC} = 5.5V$	1 driver output : High	—	1.1	1.5	mA
High level input voltage	$V_{IH}$	$V_{CC} = 4.5V$	Applicable to all input terminals	3.15	—	—	V
		$V_{CC} = 5.5V$		3.85	—	—	V
Low level input voltage	$V_{IL}$	$V_{CC} = 4.5V$	Applicable to all input terminals	—	—	1.35	V
		$V_{CC} = 5.5V$		—	—	1.65	V
Input leak current	$I_{LEEK}$	$T_a = 25^{\circ}C$	Input terminals except $\overline{CL}$ terminal	—	—	$\pm 1$	$\mu A$
High level input current	$I_{IH}$	$V_{CC} = 4.5V$	Applicable to $\overline{CL}$ terminal	20	50	100	$\mu A$
		$V_{CC} = 5.5V$		25	60	200	
Input capacitance	$C_{IN}$	$T_a = 25^{\circ}C$		—	15	—	pF
High level data output voltage	$V_{ODH}$	$I_o = -0.1mA$	$V_{CC} = 4.5V$	3.5	—	—	V
			$V_{CC} = 5.5V$	4.5	—	—	
Low level data output voltage	$V_{ODL}$	$I_o = -0.1mA$	$V_{CC} = 4.5V$	—	—	0.9	V
			$V_{CC} = 5.5V$	—	—	1.1	
High level driver output voltage	$V_{OHVH}$	$I_{OHV} = -40mA$		106	—	—	V
Low level driver output voltage	$V_{OHVL}$	$I_{OHV} = 2mA$		—	—	4	V


● AC Characteristics

$V_{CC} = 5V, V_{HV} = 200V, T_a = 25^{\circ}C$

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	Note
CLK-DOUT delay time	$t_{pd}$	See timing chart and test chart.	—	100	150	nS	4
Delay time : L→H	$t_{dlh}$	See timing chart and test chart.	—	0.3	1	$\mu s$	5, 6
Transit time : L→H	$t_{tlh}$	See timing chart and test chart.	—	2	5	$\mu s$	5
Delay time : H→L	$t_{dhl}$	See timing chart and test chart.	—	0.3	1	$\mu s$	5, 6
Transit time : H→L	$t_{thl}$	See Timing chart and test chart.	—	3	6	$\mu s$	5


Note 4 : Applicable to data output terminal.  
 Note 5 : Applicable to driver output terminal.  
 Note 6 :  $t_{dlh}$  and  $T_{dhl}$  are delay times from CL signal.

● Timing Chart



T-52-13-90

TEST CIRCUIT



*Information furnished by OKI is believed to be accurate and reliable. However, no responsibility is assumed by OKI for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of OKI.*