

#### **Preliminary Specifications**

The SST39VF3201C and SST39VF3202C devices are 2M x16. CMOS Multi-Purpose Flash Plus (MPF+) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF3201C and SST39VF3202C write (Program or Erase) with a 2.7-3.6V power supply. This device conforms to JEDEC standard pinouts for x16 memories

# **Features**

- Organized as 2M x16
- Single Voltage Read and Write Operations -2.7-3.6V
- Superior Reliability
  - Endurance: 100,000 Cycles (Typical)
    Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
  - Active Current: 6 mA (typical)
  - Standby Current: 4 µA (typical)
  - Auto Low Power Mode: 4 µA (typical)

#### Hardware Block-Protection/WP# Input Pin

- Top Block-Protection (top two 4-KWord blocks)
  - for SST39VF3202C
  - Bottom Block-Protection (bottom two 4-KWord blocks) for SST39VF3201C

#### Sector-Erase Capability

Uniform 2 KWord sectors

#### Block-Erase Capability

- Flexible block architecture
- Eight 4-KWord blocks, 63 32-KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)

- Security-ID Feature – SST: 128 bits; User: 128 words
- Fast Read Access Time:
  - 70 ns
- Latched Address and Data

#### Fast Erase and Word-Program:

- Sector-Erase Time: 18 ms (typical)
- Block-Erase Time: 18 ms (typical)
- Chip-Erase Time: 35 ms (typical)
   Word-Program Time: 7 µs (typical)

### Automatic Write Timing

- Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bits
  - Data# Polling
  - RY/BY# Pin
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pin Assignments
- Packages Available

- 48-lead TSOP (12mm x 20mm) - 48-ball TFBGA (6mm x 8mm)

#### All devices are RoHS compliant



**Preliminary Specifications** 

# **Product Description**

The SST39VF3201C and SST39VF3202C devices are 2M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with SST's proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF3201C/3202C write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high performance Word-Program, the SST39VF3201C/3202C devices provide a typical Word-Program time of 7 µsec. These devices use Toggle Bit, Data# Polling, or RY/BY# pin to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF3201C/3202C devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface mount requirements, the SST39VF3201C/3202C devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figure 2 and Figure 3 for pin assignments.



**Preliminary Specifications** 

# **Block Diagram**




Figure 1: Functional Block Diagram



**Preliminary Specifications** 

# **Pin Assignments**






Figure 2: Pin Assignments for 48-lead TSOP







### **Preliminary Specifications**

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase $A_{MS}$ - $A_{11}$ address lines will select the sector. During Block-Erase $A_{MS}$ - $A_{15}$ address lines will select the block.
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V <sub>DD</sub>	Power Supply	To provide power supply voltage: 2.7-3.6V
V <sub>SS</sub>	Ground	
NC	No Connection	Unconnected pins.
RY/BY#	Ready/Busy#	To output the status of a Program or Erase operation RY/BY# is a open drain output, so a $10K\Omega - 100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.
	A t - i ifi t	T1.0 25020

### Table 1: Pin Description

1. A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{20}$  for SST39VF3201C/3202C



Тор	Boot Block	Address SST39VF3202C
#	Size (KWord)	Address Range
70	4	1FF000H-1FFFFFH
69	4	1FE000H-1FEFFFH
68	4	1FD000H-1FDFFFH
67	4	1FC000H-1FCFFFH
66	4	1FB000H-1FBFFFH
65	4	1FA000H-1FAFFFH
64	4	1F9000H-1F9FFFH
63	4	1F8000H-1F8FFFH
62	32	1F0000H-1F7FFFH
61	32	1E8000H-1EFFFFH
60	32	1E0000H-1E7FFFH
59	32	1D8000H-1DFFFFH
58	32	1D0000H-1D7FFFH
57	32	1C8000H-1CFFFFH
56	32	1C0000H-1C7FFFH
55	32	1B8000H-1BFFFFH
54	32	1B0000H-1B7FFFH
53	32	1A8000H-1AFFFFH
52	32	1A0000H-1A7FFFH
51	32	198000H-19FFFFH
50	32	190000H-197FFFH
49	32	188000H-18FFFFH
48	32	180000H-187FFFH
47	32	178000H-17FFFFH
46	32	170000H-177FFFH
45	32	168000H-16FFFFH
44	32	160000H-167FFFH
43	32	158000H-15FFFFH
42	32	150000H-157FFFH
41	32	148000H-14FFFFH
40	32	140000H-147FFFH
39	32	138000H-13FFFFH
38	32	130000H-137FFFH
37	32	128000H-12FFFFH
36	32	120000H-127FFFH
35	32	118000H-11FFFFH
34	32	110000H-117FFFH
33	32	108000H-10FFFFH
32	32	100000H-107FFFH
31	32	0F8000H-0FFFFFH

<b>-</b>	-		<b>D</b> .			14	( <b>A</b> )	
i apie 2:		Bottom	ROOL	RIOCK	Address	(1	o(2)	

Botto	om Boot Bloc	k Address SST39VF3201C
#	Size (KWord)	Address Range
70	32	1F8000H-1FFFFFH
69	32	1F0000H-1F7FFFH
68	32	1E8000H-1EFFFFH
67	32	1E0000H-1E7FFFH
66	32	1D8000H-1DFFFFH
65	32	1D0000H-1D7FFFH
64	32	1C8000H-1CFFFFH
63	32	1C0000H-1C7FFFH
62	32	1B8000H-1BFFFFH
61	32	1B0000H-1B7FFFH
60	32	1A8000H-1AFFFFH
59	32	1A0000H-1A7FFFH
58	32	198000H-19FFFFH
57	32	190000H-197FFFH
56	32	188000H-18FFFFH
55	32	180000H-187FFFH
54	32	178000H-17FFFFH
53	32	170000H-177FFFH
52	32	168000H-16FFFFH
51	32	160000H-167FFFH
50	32	158000H-15FFFFH
49	32	150000H-157FFFH
48	32	148000H-14FFFFH
47	32	140000H-147FFFH
46	32	138000H-13FFFFH
45	32	130000H-137FFFH
44	32	128000H-12FFFFH
43	32	120000H-127FFFH
42	32	118000H-11FFFFH
41	32	110000H-117FFFH
40	32	108000H-10FFFFH
39	32	100000H-107FFFH
38	32	0F8000H-0FFFFFH
37	32	0F0000H-0F7FFFH
36	32	0E8000H-0EFFFFH
35	32	0E0000H-0E7FFH
34	32	0D8000H-0DFFFFH
33	32	0D0000H-0D7FFFH
32	32	0C8000H-0CFFFFH
31	32	0C0000H-0C7FFFH



#### **Preliminary Specifications**

### Table 2: Top / Bottom Boot Block Address (Continued) (2 of 2)

Table A	<b>2.</b> 10p/b0	DITOTTI DUOL DIOCK AUULESS
30	32	0F0000H-0F7FFFH
29	32	0E8000H-0EFFFFH
28	32	0E0000H-0E7FFH
27	32	0D8000H-0DFFFFH
26	32	0D0000H-0D7FFFH
25	32	0C8000H-0CFFFFH
24	32	0C0000H-0C7FFFH
23	32	0B8000H-0BFFFFH
22	32	0B0000H-0B7FFFH
21	32	0A8000H-0AFFFFH
20	32	0A0000H-0A7FFFH
19	32	098000H-09FFFFH
18	32	090000H-097FFFH
17	32	088000H-08FFFFH
16	32	080000H-087FFFH
15	32	078000H-07FFFFH
14	32	070000H-077FFFH
13	32	068000H-06FFFFH
12	32	060000H-067FFFH
11	32	058000H-05FFFFH
10	32	050000H-057FFFH
9	32	048000H-04FFFFH
8	32	040000H-047FFFH
7	32	038000H-03FFFFH
6	32	030000H-037FFFH
5	32	028000H-02FFFFH
4	32	020000H-027FFFH
3	32	018000H-01FFFFH
2	32	010000H-017FFFH
1	32	008000H-00FFFFH
0	32	000000H-007FFFH
	-	

ntinued	) (2 of 2)	
30	32	0B8000H-0BFFFFH
29	32	0B0000H-0B7FFFH
28	32	0A8000H-0AFFFFH
27	32	0A0000H-0A7FFFH
26	32	098000H-09FFFFH
25	32	090000H-097FFFH
24	32	088000H-08FFFFH
23	32	080000H-087FFFH
22	32	078000H-07FFFFH
21	32	070000H-077FFFH
20	32	068000H-06FFFFH
19	32	060000H-067FFFH
18	32	058000H-05FFFFH
17	32	050000H-057FFFH
16	32	048000H-04FFFFH
15	32	040000H-047FFFH
14	32	038000H-03FFFFH
13	32	030000H-037FFFH
12	32	028000H-02FFFFH
11	32	020000H-027FFFH
10	32	018000H-01FFFFH
9	32	010000H-017FFFH
8	32	008000H-00FFFFH
7	4	007000H-007FFFH
6	4	006000H-006FFFH
5	4	005000H-005FFFH
4	4	004000H-004FFFH
3	4	003000H-003FFFH
2	4	002000H-002FFFH
1	4	001000H-001FFFH
0	4	000000H-000FFFH

T2.25020



**Preliminary Specifications** 

# **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF3201C/3202C also have the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active read current from typically 9 mA to typically 4  $\mu$ A. The Auto Low Power mode reduces the typical  $I_{DD}$  active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto-Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

### Read

The Read operation of the SST39VF3201C/3202C is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 5).

### **Word-Program Operation**

The SST39VF3201C/3202C are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 µs. See Figure 6 and Figure 7 for WE# and CE# controlled Program operation timing diagrams and Figure 21 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

### Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF3201C/3202C offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on block sizes of 4 and 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figure 11 and Fig-



#### **Preliminary Specifications**

ure 12 for timing waveforms and Figure 25 for the flowchart. Any commands issued during the Sectoror Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

### **Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 10  $\mu$ s after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/ blocks will output DQ<sub>2</sub> toggling and DQ<sub>6</sub> at '1'. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

### **Chip-Erase Operation**

The SST39VF3201C/3202C provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 7 for the command sequence, Figure 10 for timing diagram, and Figure 25 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

### Write Operation Status Detection

The SST39VF3201C/3202C provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ<sub>7</sub>) and Toggle Bit (DQ<sub>6</sub>). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



**Preliminary Specifications** 

### Data# Polling (DQ<sub>7</sub>)

When the SST39VF3201C/3202C are in the internal Program operation, any attempt to read DQ<sub>7</sub> will produce the complement of the true data. Once the Program operation is completed, DQ<sub>7</sub> will produce true data. Note that even though DQ<sub>7</sub> may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1  $\mu$ s. During internal Erase operation, any attempt to read DQ<sub>7</sub> will produce a '0'. Once the internal Erase operation is completed, DQ<sub>7</sub> will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 8 for Data# Polling timing diagram and Figure 22 for a flowchart.

### Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. For Sector, Block-, or Chip-Erase, the toggle bit ( $DQ_6$ ) is valid after the rising edge of sixth WE# (or CE#) pulse.  $DQ_6$  will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode,  $DQ_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which can be used in conjunction with  $DQ_6$  to check whether a particular sector is being actively erased or erase-suspended. Table 3 shows detailed status bits information. The Toggle Bit ( $DQ_2$ ) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 9 for Toggle Bit timing diagram and Figure 22 for a flowchart.

Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>	RY/BY#
Normal Operation	Standard Program	DQ <sub>7</sub> #	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0
Erase-Suspend Mode	Read from Erase-Sus- pended Sector/Block	1	1	Toggle	1
	Read from Non- Erase- Suspended Sector/Block	Data	Data	Data	1
	Program	DQ <sub>7</sub> #	Toggle	N/A	0

### Table 3: Write Operation Status

**Note:** DQ<sub>7</sub>, DQ<sub>6</sub> and DQ<sub>2</sub> require a valid address when reading status information.

T3.0 25020



**Preliminary Specifications** 

### Ready/Busy# (RY/BY#)

The devices include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open drain output, it allows several devices to be tied in parallel to  $V_{DD}$  via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is in progress. When RY/BY# is high (Ready), the devices may be read or left in standby mode.

### **Data Protection**

The SST39VF3201C/3202C provide both hardware and software features to protect nonvolatile data from inadvertent writes.

### Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 $V_{DD}$  Power Up/Down Detection: The Write operation is inhibited when V<sub>DD</sub> is less than 1.5V.

<u>Write Inhibit Mode</u>: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

### **Hardware Block Protection**

The SST39VF3202C support top hardware block protection, which protects the top two 4-KWord blocks of the device. The SST39VF3201C support bottom hardware block protection, which protects the bottom two 4-KWord blocks of the device. The Boot Block address ranges are described in Table 4. Program and Erase operations are prevented on the two 4-KWord blocks when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

Product	Address Range
Bottom Boot Block	
SST39VF3201C	000000H-001FFFH
Top Boot Block	
SST39VF3202C	1FE000H-1FFFFFH

### Table 4: Boot Block Address Ranges

T4.0 25020

### Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least  $T_{RP}$ , any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place. See Figure 17.

The Erase or Program operation that has been interrupted needs to be re-initiated after the device resumes normal operation mode to ensure data integrity.



**Preliminary Specifications** 

### Software Data Protection (SDP)

The SST39VF3201C/3202C provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 7 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within  $T_{\rm RC}$ . The contents of  $DQ_{15}$ - $DQ_8$  can be  $V_{\rm IL}$  or  $V_{\rm IH}$ , but no other value, during any SDP command sequence.

### **Common Flash Memory Interface (CFI)**

The SST39VF3201C/3202C also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write the three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. The system can also enter the CFI Query mode, by using the one-byte sequence with 55H on Address and 98H on Data Bus. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 8 through 10. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

### **Product Identification**

The Product Identification mode identifies the devices as the SST39VF3201Cand SST39VF3202C, and the manufacturer as SST. This mode may be accessed through software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 7 for software operation, Figure 13 for the Software ID Entry and Read timing diagram and Figure 23 for the Software ID Entry command sequence flowchart.

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39VF3201C	0001H	235F
SST39VF3202C	0001H	235E

Table 5: Product Identification

T5.0 25020

### Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 7 for software command codes, Figure 15 for timing waveform, and Figure 23 and Figure 24 for flowcharts.



**Preliminary Specifications** 

### Security ID

The SST39VF3201C/3202C devices offer a 136 word Security ID space. The Secure ID space is divided into two segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a random 128-bit number. The 128-word user segment is left un-programmed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 7 for more details.



**Preliminary Specifications** 

# Operations

### Table 6: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	VIL	VIL	VIH	D <sub>OUT</sub>	A <sub>IN</sub>
Program	VIL	VIH	VIL	D <sub>IN</sub>	A <sub>IN</sub>
Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X <sup>1</sup>	Sector or block address, XXH for Chip-Erase
Standby	V <sub>IH</sub>	Х	Х	High Z	X
Write Inhibit	Х	VIL	Х	High Z/ D <sub>OUT</sub>	X
	Х	Х	V <sub>IH</sub>	High Z/ D <sub>OUT</sub>	X
Product Identification					
Software Mode	VIL	VIL	VIH		See Table 7
	·	•		•	T6.0 25020

1. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

### Table 7: Software Command Sequence

Command Sequence			2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub> <sup>4</sup>	50H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sub>X</sub> <sup>4</sup>	30H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXXH	B0H										
Erase-Resume	XXXXH	30H										
Query Sec ID <sup>5</sup>	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA <sup>6</sup>	Data				
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH <sub>6</sub>	0000H				
Software ID Entry <sup>7,8</sup>	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
CFI Query Entry	55H	98H										
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	ХХН	F0H										

T7.0 25020

1. Address format A<sub>10</sub>-A<sub>0</sub> (Hex).

Addresses  $A_{11}$ -  $A_{20}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence for SST39VF3201C/3202C.

2.  $DQ_{15}$ - $DQ_8$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence

3. WA = Program Word address

4.  $SA_X$  for Sector-Erase; uses  $A_{MS}$ - $A_{11}$  address lines

 $BA_X,$  for Block-Erase; uses  $A_{MS}\text{-}A_{15}$  address lines  $A_{MS}$  = Most significant address

A<sub>MS</sub> = A<sub>20</sub> for SST39VF3201C/3202C



#### **Preliminary Specifications**

- SST ID is read with  $A_3 = 0$  (Address range = 000000H to 000007H), User ID is read with  $A_3 = 1$  (Address range = 000008H to 000087H). Lock Status is read with  $A_7$ - $A_0 = 0000FFH$ . Unlocked:  $DQ_3 = 1$  / Locked:  $DQ_3 = 0$ . 6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H to 000087H. 7. The device does not remain in Software Product ID Mode if powered down. 8. For Manufacture ID With A<sub>MS</sub>-A<sub>0</sub> =0;SST Manufacturer ID = 00BFH is read For Device ID -Device ID can be read either in one cycle (address 01H) or in three cycles (addresses 01H, 0EH and 0FH) One-cycle method -With A<sub>MS</sub>-A<sub>1</sub>=0, A<sub>0</sub>=1; SST39VF3201C/3202C Device ID = 235F/235E is read Three-cycle method -With A<sub>MS</sub>-A<sub>1</sub>=0, A<sub>0</sub>=1; SST39VF3201C/3202C Device ID = 235F/235E is read (cycle 1) With A<sub>MS</sub>-A<sub>4</sub>=0; A<sub>3</sub>-A<sub>1</sub>=1; A<sub>0</sub>=0; SST39VF3201C/3202C Device ID additional info = 1A/1A is read (Note: 1A = 32 Mbit) (cycle 2) With A<sub>MS</sub>-A<sub>4</sub>=0; A<sub>3</sub>-A<sub>0</sub>=1; SST39VF3201C/3202C Device ID additional info = 00/01 is read (00/01 = Bottom/Top Boot) (cycle 3) A<sub>MS</sub> = Most significant address A<sub>MS</sub> = A<sub>20</sub> for SST39VF3201C/3202C 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H to 000087H.

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

### Table 8: CFI Query Identification String<sup>1</sup> for SST39VF3201C/3202C

1. Refer to CFI publication 100 for more details.

5. With  $A_{MS}$ - $A_4 = 0$ ; Sec ID is read with  $A_3$ - $A_0$ ,

T8.0 25020

06/11



### **Preliminary Specifications**

### Table 9: System Interface Information for SST39VF3201C/3202C

Address	Data	Data
1BH	0027H	V <sub>DD</sub> Min (Program/Erase)
		DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1CH	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1DH	0000H	$V_{PP}$ min. (00H = no $V_{PP}$ pin)
1EH	0000H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)
1FH	0003H	Typical time out for Word-Program $2^{N} \mu s$ ( $2^{3} = 8 \mu s$ )
20H	0000H	Typical time out for min. size buffer program $2^{N} \mu s$ (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase $2^{N}$ ms ( $2^{4}$ = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>5</sup> = 32 ms)
23H	0001H	Maximum time out for Word-Program $2^{N}$ times typical ( $2^{1} \times 2^{3} = 16 \mu s$ )
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase $2^{N}$ times typical ( $2^{1} \times 2^{4} = 32 \text{ ms}$ )
26H	0001H	Maximum time out for Chip-Erase $2^{N}$ times typical ( $2^{1} \times 2^{5} = 64$ ms)

T9.0 25020

### Table 10: Device Geometry Information for SST39VF3201C/3202C

Address	Data	Data
27H	0016H	Device size = 2 <sup>N</sup> Bytes (16H = 22; 2 <sup>22</sup> = 4MByte)
28H	0001H	Flash Device Interface description; $0001H = x16$ -only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of bytes in multi-byte write = $2^{N}$ (00H = not supported)
2BH	0000H	
2CH	0003H	Number of Erase Sector/Block sizes supported by device
2DH	0007H	Erase Block1 region information.
2EH	0000H	
2FH	0020H	
30H	0000H	
31H	003EH	Erase Block2 region information.
32H	0000H	
33H	0000H	
34H	0001H	
35H	0000H	Erase Block3 region information.
36H	0000H	
37H	0000H	
38H	0000H	
39H	0000H	Erase Block4 region information.
3AH	0000H	
3BH	0000H	
3CH	0000H	

T10.0 25020



#### **Preliminary Specifications**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V <sub>DD</sub> +2.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	
Package Power Dissipation Capability $(T_A = 25^{\circ}C)$	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current <sup>1</sup>	50 mA

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

#### Table 11:Operating Range

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

T11.1 25020

### Table 12:AC Conditions of Test<sup>1</sup>

Input Rise/Fall Time	Output Load
5ns	C <sub>L</sub> = 30 pF

1. See Figures 19 and 20

T12.1 25020



**Preliminary Specifications** 

### **Power Up Specifications**

All functionalities and DC specifications are specified for a  $V_{DD}$  ramp rate of greater than 1V per 100 ms (0V to 3V in less than 300 ms). If the VDD ramp rate is slower than 1V per 100 ms, a hardware reset is required. The recommended  $V_{DD}$  power-up to RESET# high time should be greater than 100 µs to ensure a proper reset.




Figure 4: Power-Up Diagram

		Limits			
Symbol	Parameter	Min	Мах	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current				Address input= $V_{ILT}/V_{IHT}^2$ , at f=5 MHz, $V_{DD}=V_{DD}$ Max
	Read <sup>3</sup>		15	mA	CE#=VIL, OE#=WE#=VIH, all I/Os open
	Program and Erase		45	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		50	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>ALP</sub>	Auto Low Power		50	μA	CE#=V <sub>ILC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max All inputs=V <sub>SS</sub> or V <sub>DD</sub> , WE#=V <sub>IHC</sub>
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LIW</sub>	Input Leakage Current on WP# pin and RST#		10	μA	WP#=GND to $V_{DD}$ or RST#=GND to $V_{DD}$
I <sub>LO</sub>	Output Leakage Current		1	μA	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>ILC</sub>	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IH</sub>	Input High Voltage	0.7V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
VIHC	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	$I_{OH}$ =-100 µA, $V_{DD}$ = $V_{DD}$ Min

### **Table 13:**DC Operating Characteristics $V_{DD} = 2.7-3.6V^{1}$

1. Typical conditions for the Active Current shown on the front page of the data sheet are average values at  $25^{\circ}C$  (room temperature), and V<sub>DD</sub> = 3V. Not 100% tested.

2. See Figure 19

3. The I\_{DD} current listed is typically less than 2mA/MHz, with OE# at V\_{IH.} Typical V\_{DD} is 3V.



#### **Preliminary Specifications**

T15.0 25020

#### Table 14:Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Program/Erase Operation	100	μs

T14.0 25020 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### **Table 15:**Capacitance (TA = 25°C, f=1 Mhz, other pins open)

Parameter	Description	<b>Test Condition</b>	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	10 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	10 pF

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### Table 16: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1,2</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
ILTH <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78
				T16.0 25020

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. N<sub>END</sub> endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



Preliminary Specifications

# **AC Characteristics**

#### Symbol Parameter Min Max Units Read Cycle Time T<sub>RC</sub> 70 ns TCE Chip Enable Access Time 70 ns $T_{AA}$ Address Access Time 70 ns **Output Enable Access Time** 35 TOE ns T<sub>CLZ</sub><sup>1</sup> CE# Low to Active Output 0 ns T<sub>OLZ</sub><sup>1</sup> OE# Low to Active Output 0 ns T<sub>CHZ</sub><sup>1</sup> CE# High to High-Z Output 16 ns T<sub>OHZ</sub><sup>1</sup> 16 OE# High to High-Z Output ns T<sub>OH</sub><sup>1</sup> Output Hold from Address Change 0 ns $T_{BP}^{1}$ **RST#** Pulse Width 500 ns T<sub>RHR</sub><sup>1</sup> **RST# High before Read** 50 ns T<sub>RY</sub><sup>1,2</sup> RST# Pin Low to Read Mode 20 μs T17.0 25020

### Table 17: Read Cycle Timing Parameters V<sub>DD</sub> = 2.7-3.6V

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.

This parameter does not apply to Chip-Erase operations.

### Table 18: Program/Erase Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
Т <sub>СН</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> 1	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms
T <sub>BY</sub> <sup>1,2</sup>	RY/BY# Delay Time	90		ns
T <sub>BR</sub> <sup>1</sup>	Bus Recovery Time		0	μs


T18.0 25020

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.



### **Preliminary Specifications**



### Figure 5: Read Cycle Timing Diagram




Figure 6: WE# Controlled Program Cycle Timing Diagram






Figure 7: CE# Controlled Program Cycle Timing Diagram




Figure 8: Data# Polling Timing Diagram



### **Preliminary Specifications**






Figure 9: Toggle Bits Timing Diagram




### Figure 10:WE# Controlled Chip-Erase Timing Diagram



### **Preliminary Specifications**




#### Figure 11:WE# Controlled Block-Erase Timing Diagram




### Figure 12:WE# Controlled Sector-Erase Timing Diagram



### **Preliminary Specifications**



### Figure 13:Software ID Entry and Read




### Figure 14:CFI Query Entry and Read

06/11



### **Preliminary Specifications**



#### Figure 15:Software ID Exit/CFI Exit




Figure 16:Sec ID Entry



### **Preliminary Specifications**




Figure 17:RST# Timing Diagram (When no internal operation is in progress)





Figure 18:RST# Timing Diagram (During Program or Erase operation)



### **Preliminary Specifications**



### Figure 19:AC Input/Output Reference Waveforms




Figure 20: A Test Load Example






Figure 21:Word-Program Algorithm






Figure 22: Wait Options






Figure 23: Software ID/CFI Entry Command Flowcharts






Figure 24: Software ID/CFI Exit Command Flowcharts







Figure 25: Erase Command Sequence



**Preliminary Specifications** 

# **Product Ordering Information**



1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

### Valid Combinations for SST39VF3201C

SST39VF3201C-70-4I-EKESST39VF3201C-70-4I-B3KESST39VF3201C-70-4C-EKESST39VF3201C-70-4C-B3KE

### Valid Combinations for SST39VF3202C

SST39VF3202C-70-4I-EKE	SST39VF3202C-70-4I-B3KE
SST39VF3202C-70-4C-EKE	SST39VF3202C-70-4C-B3KE

**Note:**Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



**Preliminary Specifications** 

# **Packaging Diagrams**





Figure 26:48-lead Thin Small Outline Package (TSOP) 12mm x 20mm, SST Package Code: EK



### **Preliminary Specifications**



SST Package Code: B3K



#### **Preliminary Specifications**

### Table 19: Revision History

Number		Description	
00	•	Initial release	Nov 2009
01	•	Revised I <sub>SB</sub> and I <sub>ALP</sub> in Table 13 on page 19	Aug 2010
A	•	Applied new document format	
	•	Released document under letter revision system	
	•	Updated spec number from S71410 to DS25020	

ISBN:978-1-61341-239-8

© 2011 Silicon Storage Technology, Inc-a Microchip Technology Company. All rights reserved.

SST, Silicon Storage Technology, the SST logo, SuperFlash, MTP, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Silicon Storage Technology, Inc. All other trademarks and registered trademarks mentioned herein are the property of their respective owners.

Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.

Memory sizes denote raw storage capacity; actual usable capacity may be less.

SST makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of Sale.

For sales office(s) location and information, please see www.microchip.com.

#### Silicon Storage Technology, Inc. A Microchip Technology Company www.microchip.com