

PIC16(L)F178X Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F1782 PIC16LF1782
- PIC16F1783 PIC16LF1783
- PIC16F1784 PIC16LF1784
- PIC16F1786 PIC16LF1786
- PIC16F1787 PIC16LF1787

1.0 OVERVIEW

The device can be programmed using either the highvoltage In-Circuit Serial Programming[™] (ICSP[™]) method or the low-voltage ICSP method.

1.1 Hardware Requirements

1.1.1 HIGH-VOLTAGE ICSP PROGRAMMING

In High-Voltage ICSP mode, the device requires two programmable power supplies: one for VDD and one for the MCLR/VPP pin.

1.1.2 LOW-VOLTAGE ICSP PROGRAMMING

In Low-Voltage ICSP mode, the PIC16(L)F178X devices can be programmed using a single VDD source in the operating range. The MCLR/VPP pin does not have to be brought to a different voltage, but can instead be left at the normal operating voltage.

1.1.2.1 Single-Supply ICSP Programming

The LVP bit in Configuration Word 2 enables singlesupply (low-voltage) ICSP programming. The LVP bit defaults to a '1' (enabled) from the factory. The LVP bit may only be programmed to '0' by entering the High-Voltage ICSP mode, where the MCLR/VPP pin is raised to VIHH. Once the LVP bit is programmed to a '0', only the High-Voltage ICSP mode is available and only the High-Voltage ICSP mode can be used to program the device.

- Note 1: The High-Voltage ICSP mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR/ VPP pin.
 - 2: While in Low-Voltage ICSP mode, MCLR is always enabled, regardless of the MCLRE bit, and the port pin can no longer be used as a general purpose input.

1.2 Pin Utilization

Five pins are needed for ICSP programming. The pins are listed in Table 1-1.

TABLE 1-1:PIN DESCRIPTIONS DURING PROGRAMMING FOR PIC16(L)F178X

Pin Name	During Programming					
Pin Name	Function Pin Type		Pin Description			
RB6	ICSPCLK	I	Clock Input – Schmitt Trigger Input			
RB7	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input			
RE3/MCLR/VPP	Program/Verify mode	P ⁽¹⁾	Program Mode Select/Programming Power Supply			
Vdd	Vdd	Р	Power Supply			
Vss	Vss	Р	Ground			

Legend: I = Input, O = Output, P = Power

Note 1: The programming high <u>voltage</u> is internally generated. To activate the Program/<u>Verify</u> mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.

2.0 **DEVICE PINOUTS**

The pin diagrams for the PIC16(L)F178X family are shown in Figure 2-1 to Figure 2-6. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.

FIGURE 2-1: 28-PIN PDIP/SOIC/SSOP DIAGRAM FOR PIC16(L)F1782/1783/1786





FIGURE 2-2: 28-PIN UQFN PACKAGE DIAGRAM FOR PIC16(L)F1782/1783







FIGURE 2-4:


40-PIN UQFN PACKAGE DIAGRAM FOR PIC16(L)F1784/1787




© 2011-2012 Microchip Technology Inc.



44-PIN QFN









3.0 MEMORY MAP


The memory is broken into two sections: program memory and configuration memory. Only the size of the program memory changes between devices, the configuration memory remains the same.

^{© 2011-2012} Microchip Technology Inc.





© 2011-2012 Microchip Technology Inc.



DS41457D-page 8

3.1 User ID Location

A user may store identification information (user ID) in four designated locations. The user ID locations are mapped to 8000h-8003h. Each location is 14 bits in length. Code protection has no effect on these memory locations. Each location may be read with code protection enabled or disabled.

Note:	$MPLAB^{ embed{main}{R}}$ IDE only displays the 7 Least
	Significant bits (LSb) of each user ID
	location, the upper bits are not read. It is
	recommended that only the 7 LSbs be
	used if MPLAB IDE is the primary tool
	used to read these addresses.

3.2 Device ID

The device ID word is located at 8006h. This location is read-only and cannot be erased or modified.

REGISTER 3-1: DEVICEID: DEVICE ID REGISTER⁽¹⁾

		R	R	R	R	R	R
		DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
		bit 13					bit 8
R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit			
'0' = Bit is cleared	'1' = Bit is set	x = Bit is unknown	

bit 13-5DEV<8:0>: Device ID bits
These bits are used to identify the part number.bit 4-0REV<4:0>: Revision ID bitsThese bits are used to identify the part number.

These bits are used to identify the revision.

Note 1: This location cannot be written.

TABLE 3-1: DEVICE ID VALUES

	DEVICEID<13:0> VALUES							
DEVICE	DEV<8:0>	REV<4:0>						
PIC16F1782	10 1010 000	x xxxx						
PIC16LF1782	10 1010 101	X XXXX						
PIC16F1783	10 1010 001	x xxxx						
PIC16LF1783	10 1010 110	x xxxx						
PIC16F1784	10 1010 010	X XXXX						
PIC16LF1784	10 1010 111	x xxxx						
PIC16F1786	10 1010 011	X XXXX						
PIC16LF1786	10 1011 000	X XXXX						
PIC16F1787	10 1010 100	x xxxx						
PIC16LF1787	10 1011 001	X XXXX						

^{© 2011-2012} Microchip Technology Inc.

3.3 Configuration Words

The device has two Configuration Words, Configuration Word 1 (8007h) and Configuration Word 2 (8008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

3.4 Calibration Words

The internal calibration values are factory calibrated and stored in the Calibration Word locations. See Figure 3-1, Figure 3-2 and Figure 3-3 for address information.

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

		R/P-1	R/P-1		R/P-1	R/P-1	R/P-1		
		FCMEN	IESO	CLKOUTEN	ROKE	N<1:0>	CPD		
		bit 13					bit 8		
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
CP	MCLRE	PWRTE	WD	TE<1:0>		FOSC<2:0>			
bit 7							bit 0		
									
Legend:									
R = Reada		P = Programm	hable bit	U = Unimpleme	-				
'0' = Bit is	cleared	'1' = Bit is set		n = Value wher	n blank or afte	r Bulk Erase			
bit 13	1 = Fail-Safe	-Safe Clock Mo Clock Monitor is Clock Monitor is	s enabled	Dit					
bit 12									
bit 11	1 = CLKOUT	Clock Out Enal function is disa function is ena	abled. I/O or c	oscillator function	on RA6/CLKC	DUT			
bit 10-9	11 = BOR en: 10 = BOR en:	abled during op ntrolled by SBO	eration and d	its ⁽¹⁾ lisabled in Sleep e PCON register					
bit 8	1 = Data men	ode Protection I nory code prote nory code prote	ction is disab						
bit 7	CP : Code Pro 1 = Program		rotection is d	isabled					
bit 6	<u>If LVP bit = 1</u> : This bit is <u>If LVP bit = 0</u> : 1 = <u>MCLR</u> 0 = MCLR	ignored.	n is MCLR; W	bit /ea <u>k pull-</u> up enable ut; MCLR internally		ak pull-up under	control of port		
bit 5		ver-up Timer En sabled	able bit ⁽¹⁾						
bit 4-3	11 = WDT en: 10 = WDT en:	abled while run ntrolled by the S	ning and disa	bled in Sleep in the WDTCON r	egister				
Note 1: 2: 3:	Enabling Brown-o The entire data E The entire progra	EPROM will be	erased when	the code protecti	ion is turned o		se.		

REGISTER 3-2: CONFIGURATION WORD 1

© 2011-2012 Microchip Technology Inc.

REGISTER 3-2: CONFIGURATION WORD 1 (CONTINUED)

- bit 2-0 FOSC<2:0>: Oscillator Selection bits
 - 111 = ECH: External Clock, High-Power mode: CLKIN on RA7/OSC1/CLKIN
 - 110 = ECM: External Clock, Medium-Power mode: CLKIN on RA7/OSC1/CLKIN
 - 101 = ECL: External Clock, Low-Power mode: CLKIN on RA7/OSC1/CLKIN
 - 100 = INTOSC oscillator: I/O function on RA7/OSC1/CLKIN
 - 011 = EXTRC oscillator: RC function on RA7/OSC1/CLKIN
 - 010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
 - 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
 - 000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
- Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.
 - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
 - 3: The entire program memory will be erased when the code protection is turned off.

		R/P-1 ⁽¹⁾	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
		LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	
		bit 13					bit	
U-1	U-1	R/P-1	U-1	U-1	U-1	R/P-1	R/P-1	
	_	VCAPEN	_		_	WRT-		
bit 7		-					bit	
Legend:								
R = Readab	ole bit	P = Programr	nable bit	U = Unimplem	nented bit, read	d as '1'		
'0' = Bit is c	leared	'1' = Bit is set		n = Value whe	en blank or afte	er Bulk Erase		
	$1 = \frac{\text{Low-vol}}{\text{MCLR}}$	Voltage Programm tage programmir /PP must be used	ig enabled I for programm		e			
bit 12	1 = In-Circu	-Circuit Debugge it Debugger disa it Debugger enal	bled, RB6/ICS					
bit 11	1 = Low-Po	w-Power Brown- wer Brown-out is wer Brown-out is	disabled	ble bit				
bit 10	1 = Brown-o	wn-out Reset Vol out Reset voltage out Reset voltage	(Vbor), low tri	p point selected				
bit 9	1 = Stack O	Stack Overflow/Univerflow or Under	flow will cause	a Reset				
bit 8	PLLEN: PL 1 = 4xPLL e 0 = 4xPLL c							
bit 7-6	Unimpleme	ented: Read as '	L'					
	VCAPEN: Voltage Regulator Capacitor Enable for RA6 bits 1 = VCAP functionality is disabled on RA6. (VDDCORE is not connected to the pad) 0 = VCAP functionality is enabled on RA6. (VDDCORE is connected to the pad)							
bit 5	1 = VCAP fu	nctionality is disa	bled on RA6.	(VDDCORE is no	t connected to			

REGISTER 3-3: CONFIGURATION WORD 2

 $\ensuremath{\textcircled{}^{\odot}}$ 2011-2012 Microchip Technology Inc.

REGISTER 3-3: CONFIGURATION WORD 2 (CONTINUED)

- bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits
 - 2 kW Flash memory: PIC16(L)F1782:
 - 11 = Write protection off
 - 10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by PMCON control
 - 01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified by PMCON control
 - 00 = 000h to 7FFh write-protected, no addresses may be modified by PMCON control
 - 4 kW Flash memory: PIC16(L)F1783/84:
 - 11 = Write protection off
 - 10 = 000h to 1FFh write-protected, 200h to FFFh may be modified by PMCON control
 - 01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by PMCON control

00 = 000h to FFFh write-protected, no addresses may be modified by PMCON control <u>8 kW Flash memory</u>: PIC16(L)F1786/87:

- 11 = Write protection off
- 10 = 000h to 1FFh write-protected, 200h to 1FFFh may be modified by PMCON control
- 01 = 000h to FFFh write-protected, 1000h to 1FFFh may be modified by PMCON control
- 00 = 000h to 1FFFh write-protected, no addresses may be modified by PMCON control
- Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/O's are automatically configured as high-impedance inputs and the address is cleared.

4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode via high-voltage:

- VPP First entry mode
- VDD First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD from 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when the Configuration Word has $\overline{\text{MCLR}}$ disabled (MCLRE = 0), the power-up time is disabled ($\overline{\text{PWRTE}}$ = 0), the internal oscillator is selected (Fosc = 100), and RB6 and RB7 are driven by the user application, the device will execute code. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-3.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-2.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take $\overline{\text{MCLR}}$ to VDD or lower (VIL). See Figures 8-4 and 8-5.

4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the PIC16(L)F178X devices to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figures 8-9 and 8-10.

Exiting <u>Program/Verify</u> mode is done by no longer driving MCLR to VIL. See Figures 8-9 and 8-10.

Note: To enter LVP mode, the LSb of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

^{© 2011-2012} Microchip Technology Inc.

4.3 **Program/Verify Commands**

These devices implement 13 programming commands, each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1: COMMAND MAPPING FOR PIC16(L)F178X

Command				Маррі	Data/Note			
Command		Bina	ry (M	Sb I	_Sb)		Hex	
Load Configuration	х	0	0	0	0	0	00h	0, data (14), 0
Load Data For Program Memory	х	0	0	0	1	0	02h	0, data (14), 0
Load Data For Data Memory	х	0	0	0	1	1	03h	0, data (8), zero (6), 0
Read Data From Program Memory	х	0	0	1	0	0	04h	0, data (14), 0
Read Data From Data Memory	х	0	0	1	0	1	05h	0, data (8), zero (6), 0
Increment Address	х	0	0	1	1	0	06h	—
Reset Address	х	1	0	1	1	0	16h	—
Begin Internally Timed Programming	х	0	1	0	0	0	08h	—
Begin Externally Timed Programming	х	1	1	0	0	0	18h	—
End Externally Timed Programming	х	0	1	0	1	0	0Ah	—
Bulk Erase Program Memory	х	0	1	0	0	1	09h	Internally Timed
Bulk Erase Data Memory	х	0	1	0	1	1	0Bh	Internally Timed
Row Erase Program Memory	х	1	0	0	0	1	11h	Internally Timed

4.3.1 LOAD CONFIGURATION


The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).

After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

FIGURE 4-1: LOAD CONFIGURATION

Note: Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.


The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.



4.3.2 LOAD DATA FOR PROGRAM MEMORY

The Load Data for Program Memory command is used to load one 14-bit word into the data latches. The word programs into program memory after the Begin Internally Timed Programming or Begin Externally Timed Programming command is issued (see Figure 4-2).

FIGURE 4-2: LOAD DATA FOR PROGRAM MEMORY




^{© 2011-2012} Microchip Technology Inc.

4.3.3 LOAD DATA FOR DATA MEMORY

The Load Data for Data Memory command will load a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8 bits wide and thus, only the first 8 bits of data after the Start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly (see Figure 4-3).






4.3.4 READ DATA FROM PROGRAM MEMORY

The Read Data from Program Memory command will transmit data bits out of the program memory map currently accessed, starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the first falling clock edge, and it will revert to Input mode (high-impedance) after the 16th falling edge of the clock. If the program memory is code-protected (\overline{CP}) , the data will be read as zeros (see Figure 4-4).

FIGURE 4-4: READ DATA FROM PROGRAM MEMORY




DS41457D-page 18

4.3.5 READ DATA FROM DATA MEMORY

The Read Data from Data Memory command will transmit data bits out of the data memory starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the second rising edge, and it will revert to Input mode (high-impedance) after the 16th rising edge. The data memory is 8 bits wide, and therefore, only the first 8 bits that are output are actual data. If the data memory is code-protected, the data is read as all zeros. A timing diagram of this command is shown in Figure 4-5.

FIGURE 4-5: READ DATA FROM DATA MEMORY COMMAND



4.3.6 INCREMENT ADDRESS

The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and reenter it.

If the address is incremented from address 7FFFh, it will wrap-around to location 0000h. If the address is incremented from FFFFh, it will wrap-around to location 8000h.





FIGURE 4-6: INCREMENT ADDRESS

© 2011-2012 Microchip Technology Inc.

4.3.7 RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.






4.3.8 BEGIN INTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. An internal timing mechanism executes the write. The user must allow for the program cycle time, TPINT, for the programming to complete.

The End Externally Timed Programming command is not needed when the Begin Internally Timed Programming is used to start the programming.

The program memory address that is being programmed is not erased prior to being programmed. However, the EEPROM memory address that is being programmed is erased prior to being programmed with internally timed programming.


FIGURE 4-8: BEGIN INTERNALLY TIMED PROGRAMMING



4.3.9 BEGIN EXTERNALLY TIMED PROGRAMMING

A Load Configuration, Load Data for Program Memory or Load Data for Data Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. To complete the programming, the End Externally Timed Programming command must be sent in the specified time window defined by TPEXT. No internal erase is performed for the data EEPROM, therefore, the device should be erased prior to executing this command (see Figure 4-9). Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

FIGURE 4-9: BEGIN EXTERNALLY TIMED PROGRAMMING




4.3.10 END EXTERNALLY TIMED PROGRAMMING

This command is required after a Begin Externally Timed Programming command is given. This command must be sent within the time window specified by TPEXT after the Begin Externally Timed Programming command is sent.

After sending the End Externally Timed Programming command, an additional delay (TDIS) is required before sending the next command. This delay is longer than the delay ordinarily required between other commands (see Figure 4-10).

FIGURE 4-10: END EXTERNALLY TIMED PROGRAMMING



^{© 2011-2012} Microchip Technology Inc.

4.3.11 BULK ERASE PROGRAM MEMORY

The Bulk Erase Program Memory command performs two different functions dependent on the current state of the address.

Address 0000h-7FFFh:

Program Memory is erased Configuration Words are erased If $\overline{CPD} = 0$. Data Memory is erased

Address 8000h-8008h:

Program Memory is erased


Configuration Words are erased

User ID Locations are erased

If $\overline{CPD} = 0$, Data Memory is erased

A Bulk Erase Program Memory command should not be issued when the address is greater than 8008h.

FIGURE 4-11: BULK ERASE PROGRAM MEMORY



4.3.12 BULK ERASE DATA MEMORY

To perform an erase of the data memory, after a Bulk Erase Data Memory command, wait a minimum of TERAB to complete Bulk Erase.

To erase data memory when data code-protect is active $(\overline{CPD} = 0)$, the Bulk Erase Program Memory command should be used.

After receiving the Bulk Erase Data Memory command, the erase will not complete until the time interval, TERAB, has expired.

After receiving the Bulk Erase Program Memory

command the erase will not complete until the time


Program Memory command.

The code protection Configuration bit $\overline{(CP)}$ has no effect on the Bulk Erase

interval, TERAB, has expired.

Note:

FIGURE 4-12: BULK ERASE DATA MEMORY COMMAND



DS41457D-page 22

4.3.13 ROW ERASE PROGRAM MEMORY

The Row Erase Program Memory command will erase an individual row. Refer to Table 4-2 for row sizes of specific devices and the PC bits used to address them. If the program memory is code-protected, the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h the Row Erase Program Memory command will only erase the user ID locations regardless of the setting of the \overline{CP} Configuration bit.

After receiving the Row Erase Program Memory command the erase will not complete until the time interval, TERAR, has expired.

FIGURE 4-13: ROW ERASE PROGRAM MEMORY




TABLE 4-2: PROGRAMMING ROW AND LATCH SIZES

Devices	PC	Erase Row Size (Number of 14-bit Memory Words)	Write Row Size (Number of 14-bit Latches)
PIC16F1782			
PIC16F1783			
PIC16F1784			
PIC16F1786			
PIC16F1787	<15:5>	32	32
PIC16LF1782			
PIC16LF1783			
PIC16LF1784			
PIC16LF1786			
PIC16LF1787			


^{© 2011-2012} Microchip Technology Inc.

5.0 PROGRAMMING ALGORITHMS

The devices use internal latches to temporarily store the 14-bit words used for programming. Refer to Table 4-2 for specific latch information. The data latches allow the user to write the program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming or Begin Internally Timed Programming command is given.


The data latches are aligned with the LSbs of the address. The PS address bits indicated in Table 4-2 at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which memory row is written. Writes cannot cross a physical row boundary. For example, attempting to write from address 0002h-0021h in a 32-latch device will result in data being written to 0020h-003Fh.


If more than the maximum number of latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.




^{© 2011-2012} Microchip Technology Inc.











^{© 2011-2012} Microchip Technology Inc.










© 2011-2012 Microchip Technology Inc.











^{© 2011-2012} Microchip Technology Inc.

6.0 CODE PROTECTION

Code protection is controlled using the \overline{CP} bit in Configuration Word 1. When code protection is enabled, all program memory locations (0000h-7FFFh) read as '0'. Further programming is disabled for the program memory (0000h-7FFFh). Program memory can still be programmed and read during program execution.

Data memory is protected with its own Code-Protect bit (CPD). When data code protection is enabled (CPD = 0), all data memory locations read as '0'. Further programming is disabled for the data memory. Data memory can still be programmed and read during program execution.

The user ID locations and Configuration Words can be programmed and read out regardless of the code protection settings.

6.1 Program Memory

Code protection is enabled by programming the \overline{CP} bit in Configuration Word 1 register to '0'.

The only way to disable code protection is to use the Bulk Erase Program Memory command.

6.2 Data Memory

Data memory protection is enabled by programming the \overline{CPD} bit in Configuration Word 1 register to '0'.

The only way to disable code protection is to use the Bulk Erase Program Memory command.

Note:	To e	To ensure system security, if \overline{CPD} bit = 0,								
	the Bulk		Erase	Program	Memory					
	com	command will also erase data memory.								

7.0 HEX FILE USAGE

In the hex file there are two bytes per program word stored in the Intel[®] INHX32 hex format. Data is stored LSB first, MSB second. Because there are two bytes per word, the addresses in the hex file are 2x the address in program memory. (Example: The Configuration Word 1 is stored at 8007h. In the hex file this will be referenced as 1000Eh-1000Fh).

7.1 Configuration Word

To allow portability of code, it is strongly recommended that the programmer is able to read the Configuration Words and user ID locations from the hex file. If the Configuration Words information was not present in the hex file, a simple warning message may be issued. Similarly, while saving a hex file, Configuration Words and user ID information should be included.

7.2 Device ID and Revision

If a device ID is present in the hex file at 1000Ch-1000Dh (8006h on the part), the programmer should verify the device ID (excluding the revision) against the value read from the part. On a mismatch condition the programmer should generate a warning message.

7.3 Data EEPROM

The programmer should be able to read data memory information from a hex file and write data memory contents to a hex file.

The physical address of the Data EEPROM memory (byte data), starts at address 0000h. However, these addresses are logically mapped above the Program Memory Space starting at Word address F000h. This provides a way of differentiating between the data and program memory locations in this range. The format for data memory storage is one data byte per 14-bit word address location, LSb aligned. The hex file format uses byte addressing, logically mapping Data EEPROM memory starting at byte address 1E000h.

7.4 Checksum Computation

The checksum is calculated by two different methods dependent on the setting of the CP Configuration bit.

WASK VALUES							
Device	Config. Word 1 Mask	Config. Word 2 Mask					
PIC16F1782	3FFFh	3F23h					
PIC16LF1782	3FFFh	3F03h					
PIC16F1783	3FFFh	3F23h					
PIC16LF1783	3FFFh	3F03h					
PIC16F1784	3FFFh	3F23h					
PIC16LF1784	3FFFh	3F03h					
PIC16F1786	3FFFh	3F23h					
PIC16LF1786	3FFFh	3F03h					
PIC16F1787	3FFFh	3F23h					
PIC16LF1787	3FFFh	3F03h					

TABLE 7-1: CONFIGURATION WORD MASK VALUES

7.4.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the PIC16(L)F178X program memory locations and adding up the program memory data starting at address 0000h, up to the maximum user addressable location (e.g., 7FFh for the PIC16F1782). Any Carry bits exceeding 16 bits are ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

Note: Data memory does not effect the checksum.

© 2011-2012 Microchip Technology Inc.

7.4.2 PROGRAM CODE PROTECTION ENABLED

When the MPLAB IDE check box for Configure->ID Memory...-> Use Unprotected Checksum is checked, then the 16-bit checksum of the equivalent unprotected device is computed and stored in the user ID. Each nibble of the unprotected checksum is stored in the Least Significant nibble of each of the four user ID locations. The Most Significant checksum nibble is stored in the user ID at location 8000h, the second Most Significant nibble is stored at location 8001h, and so forth for the remaining nibbles and ID locations. The protected checksums in Table 7-2 assume that the Use Unprotected Checksum box is checked.

The checksum of a code-protected device is computed in the following manner: the Least Significant nibble of each user ID is used to create a 16-bit value. The Least Significant nibble of user ID location 8000h is the Most Significant nibble of the 16-bit value. The Least Significant nibble of user ID location 8001h is the second Most Significant nibble, and so forth for the remaining user IDs and 16-bit value nibbles. The thusly created 16-bit value is summed with the Configuration Words. All unimplemented Configuration bits are masked to '0'.

Note: Data memory does not effect the checksum.

	Config1			Config2		Checksum				
						Unp	rotected	Code-protected		
Device	Unprotected	Protected	Mask	Word	Mask	Blank	00AAh First and Last	Blank	00AAh First and Last	
PIC16F1782	3FFFh	3F7Fh	3FFFh	3FFFh	3F23h	7722h	F878h	F5C4h	771Ah	
PIC16F1783	3FFFh	3F7Fh	3FFFh	3FFFh	3F23h	6F22h	F078h	EDC4h	6F1Ah	
PIC16F1784	3FFFh	3F7Fh	3FFFh	3FFFh	3F23h	6F22h	F078h	EDC4h	6F1Ah	
PIC16F1786	3FFFh	3F7Fh	3FFFh	3FFFh	3F23h	5F22h	E078h	DDC4h	5F1Ah	
PIC16F1787	3FFFh	3F7Fh	3FFFh	3FFFh	3F23h	5F22h	E078h	DDC4h	5F1Ah	
PIC16LF1782	3FFFh	3F7Fh	3FFFh	3FFFh	3F03h	7702h	F858h	F584h	76DAh	
PIC16LF1783	3FFFh	3F7Fh	3FFFh	3FFFh	3F03h	6F02h	F058h	ED84h	6EDAh	
PIC16LF1784	3FFFh	3F7Fh	3FFFh	3FFFh	3F03h	6F02h	F058h	ED84h	6EDAh	
PIC16LF1786	3FFFh	3F7Fh	3FFFh	3FFFh	3F03h	5F02h	E058h	DD84h	5EDAh	
PIC16LF1787	3FFFh	3F7Fh	3FFFh	3FFFh	3F03h	5F02h	E058h	DD84h	5EDAh	

TABLE 7-2: CHECKSUMS

8.0 **ELECTRICAL SPECIFICATIONS**

Refer to device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS			Standard Operating Conditions Production tested at 25°C					
Sym.	Characteristics		Min.	Тур.	Max.	Units	Conditions/Comments	
	 P	rogramming Su	pply Voltage	s and Cur	rents			
Vdd	Supply Voltage (VDDMIN, VDDMAX)	PIC16LF178X PIC16F178X	1.80 2.70 2.30	_	3.60 3.60 5.50	V V V	$\begin{array}{l} \mbox{Fosc} \leq 16 \mbox{ MHz} \\ \mbox{Fosc} \leq 32 \mbox{ MHz} \\ \mbox{Fosc} \leq 16 \mbox{ MHz} \end{array}$	
			2.70		5.50	V	Fosc ≤ 32 MHz	
VPEW	Read/Write and Row Erase operations			-	VDDMAX	V V		
VBE	Bulk Erase operations		2.7		VDDMAX			
Iddi	Current on VDD, Idle			_	1.0	mA		
IDDP	Current on VDD, Programming			—	3.0	mA		
	VPP			1			1	
IPP	Current on MCLR/VPP		—	—	600	μA		
Vінн	High voltage on MCLR/VPP for Program/Verify mode entry		8.0	_	9.0	V		
TVHHR	MCLR rise time (VIL to VIHH) for Program/Verify mode entry		_	_	1.0	μs		
	I/O pins			•				
VIH	(ICSPCLK, ICSPDAT, MCLR/VPP) input high level		0.8 VDD	_	_	V		
VIL	(ICSPCLK, ICSPDAT, MCLR/VPP) input low level			_	0.2 VDD	V		
Vон	ICSPDAT output high level		VDD-0.7 VDD-0.7 VDD-0.7	_	_	v	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 2 mA, VDD = 1.8V	
Vol	ICSPDAT output low level		<u> </u>	_	Vss+0.6 Vss+0.6 Vss+0.6	V	юн = 2 mA, VDD = 1.0V Юн = 8 mA, VDD = 5V Юн = 6 mA, VDD = 3.3V Юн = 3 mA, VDD = 1.8V	
Vbor	Brown-out Reset Voltage: BORV = 0 (high trip)		2.55	2.70	2.85	V	PIC16(L)F178X	
	BORV = 1 (low trip)		2.30 1.80	2.40 1.90	2.55 2.05	V V	PIC16F178X PIC16LF178X	
		Programmin	g mode enti	y and exi	t			
Tents	Programing mode entry setup time: ICSPCLK, ICSPDAT setup time before VDD or MCLR↑		100	-	—	ns		
Tenth	Programing mode entry hold time ICSPDAT hold time after VDD or I	MCLR↑	250	—	—	μS		
		Serial	Program/Ve	rify				
TCKL	Clock Low Pulse Width		100	—	-	ns		
Тскн	Clock High Pulse Width		100	—	—	ns		
TDS	Data in setup time before clock↓		100			ns		
Трн	Data in hold time after clock↓		100			ns		
Тсо	Clock1 to data out valid (during a Read Data command)		0	_	80	ns		
Tlzd	Clock↓ to data low-impedance (during a Read Data command)		0	_	80	ns		
THZD	Clock↓ to data high-impedance (during a Read Data command)		0		80	ns		
Tdly	Data input not driven to next clock input (delay required between command/data or command/ command)		1.0	_	—	μS		
Terab	Bulk Erase cycle time		—	—	5	ms		
Terar	Row Erase cycle time : Externally timed writes are not		_	_	2.5	ms		

© 2011-2012 Microchip Technology Inc.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS		Standard Operating Conditions Production tested at 25°C					
Sym.	Characteristics	Min.	Тур.	Max.	Units	Conditions/Comments	
TPINT	Internally timed programming operation time	_	_	2.5 5 5	ms	Program memory Configuration Words Data EEPROM	
TPEXT	Externally timed programming pulse	1.0	_	2.1	ms	Note 1	
TDIS	Time delay from program to compare (HV discharge time)	300	—	_	μS		
TEXIT	Time delay when exiting Program/Verify mode	1	_	_	μS		

Externally timed writes are not supported for Configuration and Calibration bits. Note 1:

8.1 **AC Timing Diagrams**





FIGURE 8-3:

PROGRAMMING MODE ENTRY – VPP FIRST







FIGURE 8-5:

PROGRAMMING MODE EXIT - VDD LAST








FIGURE 8-7: WRITE COMMAND-PAYLOAD TIMING




^{© 2011-2012} Microchip Technology Inc.


FIGURE 8-8: READ COMMAND-PAYLOAD TIMING











DS41457D-page 38

APPENDIX A: REVISION HISTORY

Revision A (01/2011)

Original release of this document.

Revision B (02/2011)

Revised section 4.3.13; Added Table 4-2; Revised section 5.0; Changed the Min. value for VDD in Table 8-1.

Revision C (02/2012)

Added PIC16(L)F1784/6/7 devices; Added Figures 2-3, 2-4, 2-5, 2-6 and 3-3; Updated Registers 3-1, 3-2 and 3-3; Updated Table 3-1 and 4-2 with the PIC16(L)F1784/6/7 devices; Updated section 7.3, Data EEPROM; Updated Table 7-1 with the PIC16(L)F1784/ 6/7 devices; Removed Examples 7-1 to 7-4; Added Table 7-2, Checksums; Updated section 7.4.2, Program Code Protection Enabled; Updated Table 8-1; Other minor corrections.

Revision D (03/2012)

Updated Register 3-3, Table 7-1 and Table 7-2.

^{© 2011-2012} Microchip Technology Inc.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 9781620761595

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

© 2011-2012 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820