

## FEATURES


- Max. toggle frequency of 800MHz
- Differential outputs
- IEE min. of –80mA
- Industry standard 100K ECL levels
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75kΩ input pull-down resistors
- 150% faster than Fairchild
- 40% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 28-pin PLCC package

## DESCRIPTION

The SY100S331 offers three D-type, edge-triggered master/slave flip-flops with true and complement outputs, designed for use in high-performance ECL systems. Each flip-flop is controlled by a common clock (CPc), as well as its own clock pulse (CPn). The resultant clock signal controlling the flip-flop is the logical OR operation of these two clock signals. Data enters the master when both CPc and CPn are LOW and enters the slave on the rising edge of either CPc or CPn (or both).

Additional control signals include Master Set (MS) and Master Reset (MR) inputs. Each flip-flop also has its own Direct Set (SDn) and Direct Clear (CDn) signals. The MR, MS, SDn and DCn signals override the clock signals. The inputs on this device have  $75k\Omega$  pull-down resistors.


### BLOCK DIAGRAM



## PIN NAMES

Pin	Function
CP0 – CP2	Individual Clock Inputs
CPc	Common Clock Input
D0 – D2	Data Inputs
CD0 – CD2	Individual Direct Clear Inputs
SDn	Individual Direct Set Inputs
MR	Master Reset Input
MS	Master Set Input
Q0 – Q2	Data Outputs
$\overline{Q}_0 - \overline{Q}_2$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

## PACKAGE/ORDERING INFORMATION



## **Ordering Information**

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S331JC	J28-1	Commercial	SY100S331JC	Sn-Pb
SY100S331JCTR <sup>(1)</sup>	J28-1	Commercial	SY100S331JC	Sn-Pb
SY100S331JZ <sup>(2)</sup>	J28-1	Commercial	SY100S331JZ with Pb-Free bar-line indicator	Matte-Sn
SY100S331JZTR <sup>(1, 2)</sup>	J28-1	Commercial	SY100S331JZ with Pb-Free bar-line indicator	Matte-Sn

#### Notes:

1. Tape and Reel.

2. Pb-Free package is recommended for new designs.

28-Pin PLCC (J28-1)

## TRUTH TABLES

Asynchronous Operation <sup>(1)</sup>									
	Outputs								
Dn	Dn CPn CPc SDn DCn								
Х	Х	Х	Н	L	Н				
Х	Х	Х	L	Н	L				
Х	Х	Х	Н	Н	U				

#### NOTE:

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care, U = Undefined, t = Time before CP Positive Transition, t+1 = Time after CP Positive Transition, u = Low-to-High Transition

Synchronous Operation <sup>(1)</sup>								
	Outputs							
Dn	CPn	Qn						
L	u	L	L	L	L			
Н	u	L	L	L	Н			
L	L	u	L	L	L			
Н	L	u	L	L	Н			
Х	L	L	L	L	Qn (t)			
Х	Н	Х	L	L	Qn (t)			
Х	Х	Н	L	L	Qn (t)			

#### NOTE:

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care, U = Undefined, t = Time before CP Positive Transition, t+1 = Time after CP Positive Transition, u = Low-to-High Transition

# DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND								
Symbol Parameter Min. Typ. Max. Unit Condition								
Іін	Input HIGH Current, All Inputs	_	_	200	μΑ	VIN = VIH (Max.)		
IEE	Power Supply Current	-80	-65	-35	mA	Inputs Open		


## **AC ELECTRICAL CHARACTERISTICS**

		TA = 0°C		TA = +25°C		TA = +85°C			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
fmax	Toggle Frequency	800		800	_	800	_	MHz	
tplh tphl	Propagation Delay $CP_c$ to Output	300	700	300	700	300	700	ps	
tplh tphl	Propagation Delay CPn to Output	300	700	300	700	300	700	ps	
tPLH tPHL	Propagation Delay CDn, SDn to Output	300	800	300	800	300	800	ps	
tPLH tPHL	Propagation Delay MS, MR to Output	300	900	300	900	300	900	ps	
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time Dn CDn, SDn (Release Time) MS, MR (Release Time)	400 500 800		400 500 800		400 500 800		ps	
tн	Hold Time Dn	300		300		300	_	ps	
tpw (H)	Pulse Width HIGH CPn, CPc, DCn SDn, MR, MS	800	—	800	—	800	_	ps	

VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND


Note:


### **TIMING DIAGRAMS**




Propagation Delay (Clock) and Transition Times

VEE = -4.2V to -5.5V unless otherwise specified, Vcc = VccA = GND





## TIMING DIAGRAMS




Data Setup and Hold Time

#### Notes:

ts is the minimum time before the transition of the clock that information must be present at the data input.

th is the minimum time after the transition of the clock that information must remain unchanged at the data input.

### 28-PIN PLCC (J28-1)



SIDE VIEW

NOTES:

- ITES: DIMENSIONS ARE IN INCHES [MM]. CONTROLLING DIMENSION: INCHES. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008 [0.203]. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN DACKAGE TOP DIMENSION MAY BE SUICHTLY A
- <u>A</u>
- 5.
- ◬ PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

Rev. A

Ţ

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.