Not Recommended for New Designs

The MAX900 was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. A Maxim replacement or an industry second-source may be available. The data sheet remains available for existing users. The other parts on the following data sheet are not affected.

For further information, please see the QuickView data sheet for this part or contact technical support for assistance.



General Description

The MAX900-MAX903 high-speed, low-power, single/ dual/quad voltage comparators feature differential analog inputs and TTL-logic outputs with active internal pullups. Fast propagation delay (8ns typ at 5mV overdrive) makes the MAX900-MAX903 ideal for fast A/D converters and sampling circuits, line receivers, V/F converters, and many other data-discrimination applications.

All comparators can be powered from separate analog and digital power supplies or from a single combined supply voltage. The analog input common-mode range includes the negative rail, allowing ground sensing when powered from a single supply. The MAX900-MAX903 consume 18mW per comparator when powered from +5V.

The MAX900-MAX903 are equipped with independent TTL-compatible latch inputs. The comparator output states are held when the latch inputs are driven low. The MAX901 provides the same performance as the MAX900/MAX902/MAX903 with the exception of the latches.

For newer, pin-for-pin compatible parts with the same speed and only half the power dissipation, see the MAX9201/MAX9202/MAX9203 data sheet.

Applications

High-Speed A/D Converters High-Speed V/F Converters

Line Receivers Threshold Detectors Input Trigger Circuitry High-Speed Data Sampling **PWM Circuits**

Features


- ♦ 8ns (typ) Propagation Delay
- ♦ 18mW/Comparator Power Consumption (+5V, typ)
- ♦ Separate Analog and Digital Supplies
- ♦ Flexible Analog Supply: +5V to +10V or ±5V
- ♦ Input Range Includes Negative Supply Rail
- **♦ TTL-Compatible Outputs**
- **♦ TTL-Compatible Latch Inputs (Except MAX901)**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX900ACPP	0°C to +70°C	20 Plastic DIP
MAX900BCPP	0°C to +70°C	20 Plastic DIP
MAX900ACWP	0°C to +70°C	20 Wide SO
MAX900BCWP	0°C to +70°C	20 Wide SO
MAX900AEPP	-40°C to +85°C	20 Plastic DIP
MAX900BEPP	-40°C to +85°C	20 Plastic DIP
MAX900AEWP	-40°C to +85°C	20 Wide SO
MAX900BEWP	-40°C to +85°C	20 Wide SO
MAX901ACPE	0°C to +70°C	16 Plastic DIP
MAX901BCPE	0°C to +70°C	16 Plastic DIP

Ordering Information continued at end of data sheet.

Pin Configurations



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Analog Supply Voltage (VCC to VEE)+1	
Digital Supply Voltage (VDD to GND)+	7V
Differential Input Voltage(VEE - 0.2V) to (VCC + 0.2	2V)
Common-Mode Input Voltage(VEE - 0.2V) to (VCC + 0.2	2V)
Latch-Input Voltage (MAX900/MAX902/	
MAX903 only)0.2V to (V _{DD} + 0.2	2V)
Output Short-Circuit Duration	
To GNDIndefin	nite
To V _{DD} 1n	nin

Internal Power Dissipation	500mW
Derate above +100°C	10mW/°C
Operating Temperature Ranges:	
MAX900-MAX903_C	0°C to +70°C
MAX900-MAX903_E	40°C to +85°C
Junction Temperature	65°C to +160°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s).	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, LE1-LE4 = logic high, T_A = +25$ °C, unless otherwise noted.)

PARAMETER	SYMBOL CONDITIONS		МАХ9	MAX900A/MAX901A			MAX900B/MAX901B/ MAX902/MAX903			
			MIN	TYP	MAX	MIN	TYP	MAX		
Input Offset Voltage	Vos	$V_{CM} = 0$ $V_{O} = 1.4V$		0.5	2.0		1.0	4.0	mV	
Input Bias Current	IB	I _{IN} + or I _{IN} -		3	6		4	10	μΑ	
Input Offset Current	Ios	V _{CM} = 0; V _O = 1.4V		50	250		100	500	nA	
Input Voltage Range	V _{СМ}	(Note 1)	V _{EE} - 0.1		V _{CC} - 2.25	V _{EE} - 0.1		V _{CC} - 2.25	V	
Common-Mode Rejection Ratio	CMRR	-5V < V _{CM} < +2.75V, V _O = 1.4V (Note 2)		50	150		75	250	μV/V	
Power-Supply Rejection Ratio	PSRR	(Note 2)		50	150		100	250	μV/V	
Output High Voltage	VoH	V _{IN} > 250mV, I _{SRC} = 1mA	2.4	3.5		2.4	3.5		V	
Output Low Voltage	V _{OL}	V _{IN} > 250mV, I _{SINK} = 8mA		0.3	0.4		0.3	0.4	V	
Latch-Input Voltage High	V_{LH}	(Note 3)		1.4	2.0		1.4	2.0	V	
Latch-Input Voltage Low	V _{LL}	(Note 3)	0.8	1.4		0.8	1.4		V	
Latch-Input Current High	I _{LH}	V _{LH} = 3.0V (Note 3)		1	20		1	20	μΑ	
Latch-Input Current Low	ILL	V _{LL} = 0.3V (Note 3)		1	20		1	20	μА	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, LE1-LE4 = logic high, T_A = +25$ °C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MAX900A/MAX901A MAX900B/MAX901B		MAX902				UNITS			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Positive Analog Supply Current	Icc	(Note 7)		10	15		5	8		2.5	4	mA
Negative Analog Supply Current	I _{EE}	(Note 7)		7	12		3.5	6		2	3	mA
Digital Supply Current	I _{DD}	(Note 7)		4	6		2	3		1	1.5	mA
Power Dissipation	PD	V _{CC} = V _{DD} = +5V, V _{EE} = 0		70	105		35	55		18	28	mW

TIMING CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, LE1-LE4 = logic high, T_A = +25$ °C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	_	00A/MA2 00B/MA2		N	/IAX902		r	//AX90	3	UNITS
	· · · · · · · · · · · · · · · · · · ·		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	00
Input-to-Output High Response Time	t _{pd+}	$V_{OD} = 5mV,$ $C_L = 15pF,$ $I_O = 2mA$ (Note 4)		8	10		8	10		8	10	ns
Input-to-Output Low Response Time	t _{pd} -	$V_{OD} = 5mV$, $C_L = 15pF$, $I_O = 2mA$ (Note 4)		8	10		8	10		8	10	ns
Difference in Response Time Between Outputs	Δ t $_{pd}$	(Notes 4, 5)		0.5	2.0		0.5	2.0		0.5	2.0	ns
Latch Disable to Output High Delay	t _{pd+} (D)	(Notes 3, 6)		10			10			10		ns
Latch Disable to Output Low Delay	t _{pd-} (D)	(Notes 3, 6)		12			12			12		ns
Minimum Setup Time	ts	(Notes 3, 6)		2			2			2		ns
Minimum Hold Time	th	(Notes 3, 6)		1			1			1		ns
Minimum Latch Disable Pulse Width	t _{pw} (D)	(Notes 3, 6)		10			10			10		ns



ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, LE1-LE4 = logic high, T_A = full operating temperature, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	MAX900A/MAX901A			900B/MAX X902/MAX		UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	Vos	$V_{CM} = 0,$ $V_{O} = 1.4V$		1	3		2	6	mV
Input Bias Current	IB	I _{IN+} or I _{IN-}		4	10		6	15	μΑ
Input Offset Current	los	V _{CM} = 0, V _O = 1.4V		100	500		200	800	nA
Input Voltage Range	V _{CM}	(Note 1)	VEE - 0.1		V _{CC} - 2.25	V _{EE} - 0.1		V _{CC} - 2.25	V
Common-Mode Rejection Ratio	CMRR	-5V < V _{CM} < +2.75V, V _O = 1.4V (Note 2)		80	250		120	500	μV/V
Power-Supply Rejection Ratio	PSRR	(Note 2)		100	250		150	500	μV/V
Output High Voltage	VoH	V _{IN} > 250mV, I _{SRC} = 1mA	2.4	3.5		2.4	3.5		V
Output Low Voltage	V _{OL}	V _{IN} > 250mV, I _{SINK} = 8mA		0.3	0.4		0.3	0.4	V
Latch Input Voltage High	V _{LH}	(Note 7)		1.4	2.0		1.4	2.0	V
Latch Input Voltage Low	V _{LL}	(Note 7)	0.8	1.4		0.8	1.4		V
Latch Input Current High	l _{LH}	V _{LH} = 3.0V (Note 7)		2	20		1	20	μΑ
Latch Input Current Low	ILL	V _{LL} = 0.3V (Note 7)		2	20		1	20	μА

ELECTRICAL CHARACTERISTICS (continued)

(VCC = +5V, VEE = -5V, VDD = +5V, LE1-LE4 = logic high, T_A = full operating temperature, unless otherwise noted.)

PARAMETER SYMBOL		CONDITIONS	MAX900A/MAX901A/ MAX900B/MAX901B		MAX902			MAX903			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Positive Analog Supply Current	Icc	(Note 7)		10	25		5	12		2.5	6	mA
Negative Analog Supply Current	IEE	(Note 7)		7	20		3.5	10		2	5	mA
Digital Supply Current	I _{DD}	(Note 7)		4	10		2	5		1	2.5	mA
Power Dissipation	PD	V _{CC} = V _{DD} = +5V, V _{EE} = 0		70	105		35	55		18	28	mW

TIMING CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, LE1-LE4 = logic high, T_A = full operating temperature, unless otherwise noted.)$


PARAMETER	SYMBOL	CONDITIONS	NDITIONS MAX900A/MAX901A			000B/MAX X902/MAX		UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX	
Input-to-Output High Response Time	t _{pd+}	$V_{OD} = 5mV,$ $C_L = 15pF,$ $I_O = 2mA$ (Note 4)		10	15		10	15	ns
Input-to-Output Low Response Time	t _{pd} -	$V_{OD} = 5mV,$ $C_L = 15pF,$ $I_O = 2mA$ (Note 4)		10	15		10	15	ns
Difference in Response Time Between Outputs	$\Delta t_{ extsf{pd}}$	(Notes 4, 5)		1	3		1	3	ns

- Note 1: The input common-mode voltage and input signal voltages should not be allowed to go negative by more than 0.2V below V_{EE} . The upper-end of the common-mode voltage range is typically V_{CC} 2V, but either or both inputs can go to a maximum of V_{CC} + 0.2V without damage.
- Note 2: Tested for $+4.75V < V_{CC} < +5.25V$, and $-5.25V < V_{EE} < -4.75V$ with $V_{DD} = +5V$, although permissible analog power-supply range is $+4.75V < V_{CC} < +10.5V$ for single-supply operation with V_{EE} grounded.
- Note 3: Specification does not apply to MAX901.
- Note 4: Guaranteed by design. Times are for 100mV step inputs (see Propagation Delay Characteristics in Figures 2 and 3).
- Note 5: Maximum difference in propagation delay between any of the four comparators in the MAX900–MAX903.
- **Note 6:** See Timing Diagram (Figure 2). Owing to the difficult and critical nature of switching measurements involving the latch, these parameters cannot be tested in a production environment. Typical specifications listed are taken from measurements using a high-speed test-jig.
- Note 7: I_{CC} tested for +4.75V < V_{CC} < +10.5V with V_{EE} grounded. I_{EE} tested for -5.25V < V_{EE} < -4.75V with V_{CC} = +5V. I_{DD} tested for +4.75V < V_{DD} < +5.25V with the worst-case condition of all four comparator outputs at logic low.



Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Pin Descriptions

MAX900

PIN	NAME	FUNCTION
1, 10, 11, 20	IN- (A, B, C, D)	Negative Input (Channels A, B, C, D)
2, 9, 12, 19	IN+ (A, B, C, D)	Positive Input (Channels A, B, C, D)
3	GND	Ground Terminal
4, 7, 14, 17	LATCH (A, B, C, D)	Latch Input (Channels A, B, C, D)
5, 6, 15, 16	OUT (A, B, C, D)	Output (Channels A, B, C, D)
8	VEE	Negative Analog Supply and Substrate
13	V_{DD}	Positive Digital Supply
18	Vcc	Positive Analog Supply

MAX901

PIN	NAME	FUNCTION				
1, 8, 9, 16	IN- (A, B, C, D)	Negative Input (Channels A, B, C, D)				
2, 7, 10, 15	IN+ (A, B, C, D)	Positive Input (Channels A, B, C, D)				
3	GND	Ground Terminal				
4, 5, 12, 13	OUT (A, B, C, D)	Output (Channels A, B, C, D)				
6	VEE	Negative Analog Supply and Substrate				
11	V _{DD}	Positive Digital Supply				
14	Vcc	Positive Analog Supply				

MAX902

PIN	NAME	FUNCTION
1, 8	IN- (A, B)	Negative Input (Channels A, B)
2, 9	IN+ (A, B)	Positive Input (Channels A, B)
3	GND	Ground Terminal
4, 11	LATCH (A, B)	Latch Input (Channels A, B)
5, 12	OUT (A, B)	Output (Channels A, B)
6, 13	N.C.	No Connection. Not internally connected.
7	V _{EE}	Negative Analog Supply and Substrate
10	V_{DD}	Positive Digital Supply
14	Vcc	Positive Analog Supply

MAX903

PIN	NAME	FUNCTION
1	Vcc	Positive Analog Supply
2	IN+	Positive Input
3	IN-	Negative Input
4	V _{EE}	Negative Analog Supply and Substrate
5	LATCH	Latch Input
6	GND	Ground Terminal
7	OUT	Output
8	V _{DD}	Positive Digital Supply

Applications Information

Circuit Layout

Because of the large gain-bandwidth transfer function of the MAX900–MAX903, special precautions must be taken to realize their full high-speed capability. A printed circuit board with a good, low-inductance ground plane is mandatory. All decoupling capacitors (the small 100nF ceramic type is a good choice) should be mounted as close as possible to the power-supply pins. Separate decoupling capacitors for analog V_{CC} and for digital V_{DD} are also recommended. Close attention should be paid to the bandwidth of the decoupling and terminating components. Short lead lengths on the inputs and outputs are essential to avoid unwanted parasitic feedback around the comparators. Solder the device directly to the printed circuit board instead of using a socket.

Input Slew-Rate Requirements

As with all high-speed comparators, the high gain-band-width product of the MAX900–MAX903 can create oscillation problems when the input traverses the linear region. For clean output switching without oscillation or steps in the output waveform, the input must meet minimum slew-rate requirements. Oscillation is largely a function of board layout and of coupled source impedance and stray input capacitance. Both poor layout and large-source impedance will cause the part to oscillate and increase the minimum slew-rate requirement. In some applications, it may be helpful to apply some positive feedback between the output and + input. This

pushes the output through the transition region cleanly, but applies a hysteresis in threshold seen at the input terminals.

TTL Output and Latch Inputs

The comparator TTL-output stages are optimized for driving low-power Schottky TTL with a fan-out of four.

When the latch is connected to a logic high level, the comparator is transparent and immediately responds to changes at the input terminals. When the latch is connected to a TTL low level, the comparator output latches in the same state as at the instant that the latch command is applied, and will not respond to subsequent changes at the input. No latch is provided on the MAX901.

Power Supplies

The MAX900–MAX903 can be powered from separate analog and digital supplies or from a single +5V supply. The analog supply can range from +5V to +10V with VEE grounded for single-supply operation (Figures 1A and 1B) or from a split ±5V supply (Figure 1C). The VDD digital supply always requires +5V.

In high-speed, mixed-signal applications where a common ground is shared, a noisy digital environment can adversely affect the analog input signal. When set up with separate supplies (Figure 1C), the MAX900–MAX903 isolate analog and digital signals by providing a separate AGND (VEE) and DGND.

Typical Power-Supply Alternatives




Figure 1A. Separate Analog Supply, Common Ground




Figure 1B. Single +5V Supply, Common Ground




Figure 1C. Split ±5V Supply, Separate Ground

Definitions of Terms

Vos	Input Offset Voltage: Voltage applied between the two input terminals to obtain TTL-logic threshold (+1.4V) at the output.	t _{pd+} (D)	Latch Disable-to-Output High Delay: The propagation delay measured from the latch-signal crossing the TTL threshold in a low-to-high transition to the point of the output crossing TTL threshold in a low-to-high transition.
V _{IN}	Input Voltage Pulse Amplitude: Usually set to 100mV for comparator specifications.	t _{pd} - (D)	Latch Disable-to-Output Low Delay: The propagation delay measured from the latch-signal crossing the TTL threshold in a low-to-high transition to the point of the output crossing TTL threshold in a high-to-low transition.
V _{OD}	Input Voltage Overdrive: Usually set to 5mV and in opposite polarity to V _{IN} for comparator specifications.	ts	Minimum Setup Time: The minimum time before the negative transition of the latch signal that an input signal change must be present in order to be acquired and held at the outputs.
t _{pd+}	Input-to-Output High Delay: The propagation delay measured from the time the input signal crosses the input offset voltage to the TTL-logic threshold of an output low-to-high transition	th	Minimum Hold Time: The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output.
t _{pd} .	Input-to-Output Low Delay: The propagation delay measured from the time the input signal crosses the input offset voltage to the TTL-logic threshold of an output high-to-low transition.	tpw (D)	Minimum Latch-Disable Pulse Width: The minimum time that the latch signal must remain high in order to acquire and hold an input-signal change.




Figure 2. MAX900/MAX902/MAX903 Timing Diagram




Figure 3. tpd+ Response Time to 5mV Overdrive




Figure 4. tpd- Response Time to 5mV Overdrive




Figure 5. Response-Time Setup




Figure 6. Response to 50MHz Sine Wave




Figure 8. Alarm Circuit Level Monitors Eight Separate Inputs




Figure 7. Response to 100MHz Sine Wave Photo

_Typical Application

Programmed, Variable-Alarm Limits


By combining two quad analog comparators with an octal 8-bit D/A converter (the MX7228), several alarm and limit-defect functions can be performed simultaneously without external adjustments

The MX7228's internal latches allow the system processor to set the limit points for each comparator independently and update them at any time. Set the upper and lower thresholds for a single transducer by pairing the D/A converter and comparator sections.

_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX901ACSE	0°C to +70°C	16 Narrow SO
MAX901BCSE	0°C to +70°C	16 Narrow SO
MAX901AEPE	-40°C to +85°C	16 Plastic DIP
MAX901BEPE	-40°C to +85°C	16 Plastic DIP
MAX901AESE	-40°C to +85°C	16 Narrow SO
MAX901BESE	-40°C to +85°C	16 Narrow SO
MAX902CPD	0°C to +70°C	14 Plastic DIP
MAX902CSD	0°C to +70°C	14 Narrow SO
MAX902EPD	-40°C to +85°C	14 Plastic DIP
MAX902ESD	-40°C to +85°C	14 Narrow SO
MAX903CPA	0°C to +70°C	8 Plastic DIP
MAX903CSA	0°C to +70°C	8 SO
МАХ903ЕРА	-40°C to +85°C	8 Plastic DIP
MAX903ESA	-40°C to +85°C	8 SO

Pin Configurations (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600