## Not Recommended for New Designs

The MAX900 was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. A Maxim replacement or an industry second-source may be available. The data sheet remains available for existing users. The other parts on the following data sheet are not affected.

For further information, please see the QuickView data sheet for this part or contact technical support for assistance.

# High-Speed, Low-Power Voltage Comparators 


#### Abstract

General Description The MAX900-MAX903 high-speed, low-power, single/ dual/quad voltage comparators feature differential analog inputs and TTL-logic outputs with active internal pullups. Fast propagation delay (8ns typ at 5 mV overdrive) makes the MAX900-MAX903 ideal for fast A/D converters and sampling circuits, line receivers, V/F converters, and many other data-discrimination applications.

All comparators can be powered from separate analog and digital power supplies or from a single combined supply voltage. The analog input common-mode range includes the negative rail, allowing ground sensing when powered from a single supply. The MAX900-MAX903 consume 18 mW per comparator when powered from +5 V . The MAX900-MAX903 are equipped with independent TTL-compatible latch inputs. The comparator output states are held when the latch inputs are driven low. The MAX901 provides the same performance as the MAX900/MAX902/MAX903 with the exception of the latches.

For newer, pin-for-pin compatible parts with the same speed and only half the power dissipation, see the MAX9201/MAX9202/MAX9203 data sheet.

\section*{Applications}

High-Speed A/D Converters High-Speed V/F Converters Line Receivers Threshold Detectors


Features

- 8ns (typ) Propagation Delay
- 18mW/Comparator Power Consumption (+5V, typ)
- Separate Analog and Digital Supplies
- Flexible Analog Supply: +5 V to +10 V or $\pm 5 \mathrm{~V}$
- Input Range Includes Negative Supply Rail
- TTL-Compatible Outputs
- TTL-Compatible Latch Inputs (Except MAX901)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX900ACPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX900BCPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX900ACWP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX900BCWP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX900AEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX900BEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX900AEWP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX900BEWP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX901ACPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX901BCPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |

Ordering Information continued at end of data sheet.

Pin Configurations


## High-Speed, Low-Power Voltage Comparators

ABSOLUTE MAXIMUM RATINGS
Analog Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ ) .......................................... 12 V
Digital Supply Voltage (VDD to GND) .....................................7V
Differential Input Voltage..................(VEE $-0.2 \mathrm{~V})$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}\right)$
Common-Mode Input Voltage...........(VEE -0.2 V ) to (VCC +0.2 V )
Latch-Input Voltage (MAX900/MAX902/
MAX903 only) $\qquad$ -0.2 V to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}\right)$
Output Short-Circuit Duration
To GND $\qquad$ .Indefinite
To VDD $\qquad$ 1 min

Internal Power Dissipation................................................ 500 mW Derate above $+100^{\circ} \mathrm{C}$............................................... $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Operating Temperature Ranges:
MAX900-MAX903_C
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX900-MAX903_E--.............................................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature. $\qquad$ $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) $\qquad$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{LE} 1-\mathrm{LE} 4=\right.$ logic high, $\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900A/MAX901A |  |  | MAX900B/MAX901B/ MAX902/MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | Vos | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \\ & \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V} \end{aligned}$ |  | 0.5 | 2.0 |  | 1.0 | 4.0 | mV |
| Input Bias Current | IB | lin+ or lin- |  | 3 | 6 |  | 4 | 10 | $\mu \mathrm{A}$ |
| Input Offset Current | Ios | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 ; \\ & \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V} \end{aligned}$ |  | 50 | 250 |  | 100 | 500 | nA |
| Input Voltage Range | $V_{\text {CM }}$ | (Note 1) | VEe - 0.1 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}- \\ & 2.25 \end{aligned}$ | Vee - 0.1 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 2.25 \end{gathered}$ | V |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & -5 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}< \\ & +2.75 \mathrm{~V}, \\ & \mathrm{VO}_{\mathrm{O}}=1.4 \mathrm{~V} \\ & (\text { Note 2) } \end{aligned}$ |  | 50 | 150 |  | 75 | 250 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power-Supply Rejection Ratio | PSRR | (Note 2) |  | 50 | 150 |  | 100 | 250 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output High Voltage | VOH | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}>250 \mathrm{mV}, \\ & \mathrm{ISRC}=1 \mathrm{~mA} \end{aligned}$ | 2.4 | 3.5 |  | 2.4 | 3.5 |  | V |
| Output Low Voltage | Vol | $\begin{aligned} & \mathrm{V} \text { IN }>250 \mathrm{mV}, \\ & \mathrm{ISINK}=8 \mathrm{~mA} \end{aligned}$ |  | 0.3 | 0.4 |  | 0.3 | 0.4 | V |
| Latch-Input Voltage High | VLH | (Note 3) |  | 1.4 | 2.0 |  | 1.4 | 2.0 | V |
| Latch-Input Voltage Low | VLL | (Note 3) | 0.8 | 1.4 |  | 0.8 | 1.4 |  | V |
| Latch-Input Current High | ILH | $\begin{aligned} & \mathrm{V}_{\mathrm{LH}}=3.0 \mathrm{~V} \\ & \text { (Note 3) } \end{aligned}$ |  | 1 | 20 |  | 1 | 20 | $\mu \mathrm{A}$ |
| Latch-Input Current Low | ILL | $\begin{aligned} & \mathrm{V}_{\mathrm{LL}}=0.3 \mathrm{~V} \\ & (\text { Note 3) } \end{aligned}$ |  | 1 | 20 |  | 1 | 20 | $\mu \mathrm{A}$ |

## High-Speed, Low-Power Voltage Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{LE} 1-\mathrm{LE} 4=\right.$ logic high, $\mathbf{T}_{\mathbf{A}}=+\mathbf{2 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900AMAX901A MAX900B/MAX901B |  |  | MAX902 |  |  | MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Positive Analog Supply Current | ICC | (Note 7) |  | 10 | 15 |  | 5 | 8 |  | 2.5 | 4 | mA |
| Negative Analog Supply Current | IeE | (Note 7) |  | 7 | 12 |  | 3.5 | 6 |  | 2 | 3 | mA |
| Digital Supply Current | IDD | (Note 7) |  | 4 | 6 |  | 2 | 3 |  | 1 | 1.5 | mA |
| Power Dissipation | PD | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}= \\ & +5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \end{aligned}$ |  | 70 | 105 |  | 35 | 55 |  | 18 | 28 | mW |

## TIMING CHARACTERISTICS

$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}\right.$, LE1-LE4 = logic high, $\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5} \mathbf{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900A/MAX901A MAX900B/MAX901B |  |  | MAX902 |  |  | MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input-to-Output High Response Time | tpd+ | $\begin{aligned} & V_{O D}=5 \mathrm{mV}, \\ & C_{L}=15 \mathrm{pF}, \\ & \mathrm{IO}_{2}=2 \mathrm{~mA} \\ & (\text { Note } 4) \end{aligned}$ |  | 8 | 10 |  | 8 | 10 |  | 8 | 10 | ns |
| Input-to-Output Low Response Time | $t_{\text {pd }}{ }^{-}$ | $\begin{aligned} & V_{O D}=5 \mathrm{mV}, \\ & C_{L}=15 \mathrm{pF}, \\ & 1 \mathrm{O}=2 \mathrm{~mA} \\ & (\text { Note } 4) \end{aligned}$ |  | 8 | 10 |  | 8 | 10 |  | 8 | 10 | ns |
| Difference in <br> Response Time <br> Between Outputs | $\Delta t_{\text {pd }}$ | (Notes 4, 5) |  | 0.5 | 2.0 |  | 0.5 | 2.0 |  | 0.5 | 2.0 | ns |
| Latch Disable to Output High Delay | tpd+ (D) | (Notes 3, 6) |  | 10 |  |  | 10 |  |  | 10 |  | ns |
| Latch Disable to Output Low Delay | tpd- (D) | (Notes 3, 6) |  | 12 |  |  | 12 |  |  | 12 |  | ns |
| Minimum Setup Time | $t_{\text {s }}$ | (Notes 3, 6) |  | 2 |  |  | 2 |  |  | 2 |  | ns |
| Minimum Hold Time | th | (Notes 3, 6) |  | 1 |  |  | 1 |  |  | 1 |  | ns |
| Minimum Latch Disable Pulse Width | tpw (D) | (Notes 3, 6) |  | 10 |  |  | 10 |  |  | 10 |  | ns |

## High-Speed, Low-Power Voltage Comparators

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{LE} 1-\mathrm{LE} 4=\right.$ logic high, $\mathbf{T}_{\mathbf{A}}=$ full operating temperature, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900A/MAX901A |  |  | MAX900B/MAX901B/ MAX902/MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | Vos | $\begin{aligned} & V_{C M}=0, \\ & V_{O}=1.4 \mathrm{~V} \end{aligned}$ |  | 1 | 3 |  | 2 | 6 | mV |
| Input Bias Current | IB | $\mathrm{I}_{\mathrm{N}+}$ or $\mathrm{I} \mathrm{IN}^{\text {- }}$ |  | 4 | 10 |  | 6 | 15 | $\mu \mathrm{A}$ |
| Input Offset Current | los | $\begin{aligned} & V_{C M}=0, \\ & V_{O}=1.4 V \end{aligned}$ |  | 100 | 500 |  | 200 | 800 | nA |
| Input Voltage Range | VCM | (Note 1) | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}- \\ 0.1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 2.25 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{EE}}- \\ 0.1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 2.25 \end{gathered}$ | V |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & -5 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}< \\ & +2.75 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ |  | 80 | 250 |  | 120 | 500 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power-Supply Rejection Ratio | PSRR | (Note 2) |  | 100 | 250 |  | 150 | 500 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output High Voltage | VOH | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}>250 \mathrm{mV}, \\ & \mathrm{ISRC}=1 \mathrm{~mA} \end{aligned}$ | 2.4 | 3.5 |  | 2.4 | 3.5 |  | V |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}>250 \mathrm{mV}, \\ & \mathrm{I} \text { INK }=8 \mathrm{~mA} \end{aligned}$ |  | 0.3 | 0.4 |  | 0.3 | 0.4 | V |
| Latch Input Voltage High | VLH | (Note 7) |  | 1.4 | 2.0 |  | 1.4 | 2.0 | V |
| Latch Input Voltage Low | VLL | (Note 7) | 0.8 | 1.4 |  | 0.8 | 1.4 |  | V |
| Latch Input Current High | ILH | $\begin{aligned} & \text { VLH }=3.0 \mathrm{~V} \\ & (\text { Note } 7) \end{aligned}$ |  | 2 | 20 |  | 1 | 20 | $\mu \mathrm{A}$ |
| Latch Input Current Low | ILL | $\begin{aligned} & \text { VLL }=0.3 \mathrm{~V} \\ & (\text { Note } 7 \text { ) } \end{aligned}$ |  | 2 | 20 |  | 1 | 20 | $\mu \mathrm{A}$ |

## High-Speed, Low-Power Voltage Comparators

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{LE} 1-\mathrm{LE} 4=\right.$ logic high, $\mathbf{T}_{\mathbf{A}}=$ full operating temperature, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900A/MAX901A/ MAX900B/MAX901B |  |  | MAX902 |  |  | MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Positive Analog Supply Current | Icc | (Note 7) |  | 10 | 25 |  | 5 | 12 |  | 2.5 | 6 | mA |
| Negative Analog Supply Current | IEE | (Note 7) |  | 7 | 20 |  | 3.5 | 10 |  | 2 | 5 | mA |
| Digital Supply Current | IDD | (Note 7) |  | 4 | 10 |  | 2 | 5 |  | 1 | 2.5 | mA |
| Power Dissipation | PD | $\begin{aligned} & V_{C C}=V_{D D}= \\ & +5 V, V_{E E}=0 \end{aligned}$ |  | 70 | 105 |  | 35 | 55 |  | 18 | 28 | mW |

TIMING CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{LE} 1-\mathrm{LE} 4=\right.$ logic high, $\mathbf{T}_{\mathrm{A}}=$ full operating temperature, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MAX900A/MAX901A |  |  | MAX900B/MAX901B/ MAX902/MAX903 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input-to-Output High Response Time | tpd+ | $\begin{aligned} & \text { VOD }=5 \mathrm{mV}, \\ & C_{L}=15 \mathrm{pF}, \\ & I \mathrm{I}=2 \mathrm{~mA} \\ & (\text { Note } 4) \end{aligned}$ |  | 10 | 15 |  | 10 | 15 | ns |
| Input-to-Output Low Response Time | tpd- | $\begin{aligned} & \text { VOD }=5 \mathrm{mV}, \\ & C_{L}=15 \mathrm{pF}, \\ & I^{\prime}=2 \mathrm{~mA} \\ & (\text { Note 4) } \end{aligned}$ |  | 10 | 15 |  | 10 | 15 | ns |
| Difference in Response Time Between Outputs | $\Delta \mathrm{tpd}_{\text {p }}$ | (Notes 4, 5) |  | 1 | 3 |  | 1 | 3 | ns |

Note 1: The input common-mode voltage and input signal voltages should not be allowed to go negative by more than 0.2 V below $\mathrm{V}_{\mathrm{EE}}$. The upper-end of the common-mode voltage range is typically $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, but either or both inputs can go to a maximum of $\mathrm{V}_{C C}+0.2 \mathrm{~V}$ without damage.
Note 2: Tested for $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<+5.25 \mathrm{~V}$, and $-5.25 \mathrm{~V}<\mathrm{V}_{\mathrm{EE}}<-4.75 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$, although permissible analog power-supply range is $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<+10.5 \mathrm{~V}$ for single-supply operation with $\mathrm{V}_{\mathrm{EE}}$ grounded.
Note 3: Specification does not apply to MAX901.
Note 4: Guaranteed by design. Times are for 100 mV step inputs (see Propagation Delay Characteristics in Figures 2 and 3).
Note 5: Maximum difference in propagation delay between any of the four comparators in the MAX900-MAX903.
Note 6: See Timing Diagram (Figure 2). Owing to the difficult and critical nature of switching measurements involving the latch, these parameters cannot be tested in a production environment. Typical specifications listed are taken from measurements using a high-speed test-jig.
Note 7: ICC tested for $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<+10.5 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}$ grounded. IEE tested for $-5.25 \mathrm{~V}<\mathrm{V}_{\mathrm{EE}}<-4.75 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$. IDD tested for $+4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<+5.25 \mathrm{~V}$ with the worst-case condition of all four comparator outputs at logic low.

## High-Speed, Low-Power Voltage Comparators

( $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics

RESPONSE TIME vs. LOAD CAPACITANCE (5mV OVERDRIVE)


## High-Speed, Low-Power Voltage Comparators

Pin Descriptions

MAX900

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,10,11,20$ | IN- (A, B, C, D) | Negative Input <br> (Channels A, B, C, D) |
| $2,9,12,19$ | IN+ (A, B, C, D) | Positive Input <br> (Channels A, B, C, D) |
| 3 | GND | Ground Terminal |
| $4,7,14,17$ | LATCH (A, B, C, <br> D) | Latch Input (Channels <br> A, B, C, D) |
| $5,6,15,16$ | OUT (A, B, C, D) | Output (Channels A, B, <br> C, D) |
| 8 | VEE | Negative Analog <br> Supply and Substrate |
| 13 | VDD | Positive Digital Supply |
| 18 | VCC | Positive Analog Supply |

MAX902

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1,8 | IN- (A, B) | Negative Input <br> (Channels A, B) |
| 2,9 | IN+ (A, B) | Positive Input <br> (Channels A, B) |
| 3 | GND | Ground Terminal |
| 4,11 | LATCH (A, B) | Latch Input (Channels <br> A, B) |
| 5,12 | OUT (A, B) | Output (Channels A, B) |
| 6,13 | N.C. | No Connection. Not <br> internally connected. |
| 7 | VEE | Negative Analog <br> Supply and Substrate |
| 10 | VDD | Positive Digital Supply |
| 14 |  | Positive Analog Supply |

MAX901

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1, 8, 9, 16 | IN- (A, B, C, D) | Negative Input (Channels A, B, C, D) |
| 2, 7, 10, 15 | IN+ (A, B, C, D) | Positive Input (Channels A, B, C, D) |
| 3 | GND | Ground Terminal |
| 4, 5, 12, 13 | OUT (A, B, C, D) | Output (Channels A, <br> B, C, D) |
| 6 | VEE | Negative Analog Supply and Substrate |
| 11 | VDD | Positive Digital Supply |
| 14 | VCC | Positive Analog Supply |

## MAX903

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VCC | Positive Analog Supply |
| 2 | IN+ | Positive Input |
| 3 | IN- | Negative Input |
| 4 | VEE | Negative Analog <br> Supply and Substrate |
| 5 | LATCH | Latch Input |
| 6 | GND | Ground Terminal |
| 7 | OUT | Output |
| 8 | VDD | Positive Digital Supply |

# High-Speed, Low-Power Voltage Comparators 

## Applications Information

## Circuit Layout

Because of the large gain-bandwidth transfer function of the MAX900-MAX903, special precautions must be taken to realize their full high-speed capability. A printed circuit board with a good, low-inductance ground plane is mandatory. All decoupling capacitors (the small 100 nF ceramic type is a good choice) should be mounted as close as possible to the power-supply pins. Separate decoupling capacitors for analog VCC and for digital VDD are also recommended. Close attention should be paid to the bandwidth of the decoupling and terminating components. Short lead lengths on the inputs and outputs are essential to avoid unwanted parasitic feedback around the comparators. Solder the device directly to the printed circuit board instead of using a socket.

Input Slew-Rate Requirements
As with all high-speed comparators, the high gain-bandwidth product of the MAX900-MAX903 can create oscillation problems when the input traverses the linear region. For clean output switching without oscillation or steps in the output waveform, the input must meet minimum slew-rate requirements. Oscillation is largely a function of board layout and of coupled source impedance and stray input capacitance. Both poor layout and large-source impedance will cause the part to oscillate and increase the minimum slew-rate requirement. In some applications, it may be helpful to apply some positive feedback between the output and + input. This
pushes the output through the transition region cleanly, but applies a hysteresis in threshold seen at the input terminals.

TTL Output and Latch Inputs
The comparator TTL-output stages are optimized for driving low-power Schottky TTL with a fan-out of four.
When the latch is connected to a logic high level, the comparator is transparent and immediately responds to changes at the input terminals. When the latch is connected to a TTL low level, the comparator output latches in the same state as at the instant that the latch command is applied, and will not respond to subsequent changes at the input. No latch is provided on the MAX901.

## Power Supplies

The MAX900-MAX903 can be powered from separate analog and digital supplies or from a single +5 V supply. The analog supply can range from +5 V to +10 V with $V_{E E}$ grounded for single-supply operation (Figures 1A and 1B) or from a split $\pm 5 \mathrm{~V}$ supply (Figure 1C). The VDD digital supply always requires +5 V .
In high-speed, mixed-signal applications where a common ground is shared, a noisy digital environment can adversely affect the analog input signal. When set up with separate supplies (Figure 1C), the MAX900-MAX903 isolate analog and digital signals by providing a separate AGND (VEE) and DGND.

Typical Power-Supply Alternatives


Figure 1A. Separate Analog Supply, Common Ground


Figure 1B. Single +5 V Supply, Common Ground


Figure 1C. Split $\pm 5$ V Supply, Separate Ground

## High-Speed, Low-Power Voltage Comparators

## Definitions of Terms

| Vos | Input Offset Voltage: Voltage applied <br> between the two input terminals to obtain <br> TTL-logic threshold $(+1.4 \mathrm{~V})$ at the <br> output. | tpd+ (D) |
| :--- | :--- | :--- |
| VIN | Input Voltage Pulse Amplitude: Usually <br> set to 100mV for comparator <br> specifications. | tpd- (D) |
| VoD | Input Voltage Overdrive: Usually set to <br> 5mV and in opposite polarity to VIN for <br> comparator specifications. | ts |
| tpd+ | Input-to-Output High Delay: The <br> propagation delay measured from the <br> time the input signal crosses the input <br> offset voltage to the TTL-logic threshold <br> of an output low-to-high transition | th |
| tpd- | Input-to-Output Low Delay: The <br> propagation delay measured from the <br> time the input signal crosses the input <br> offset voltage to the TTL-logic threshold <br> of an output high-to-low transition. | tpw (D) |

Latch Disable-to-Output High Delay:
The propagation delay measured from the latch-signal crossing the TTL threshold in a low-to-high transition to the point of the output crossing TTL threshold in a low-to-high transition.

Latch Disable-to-Output Low Delay:
The propagation delay measured from the latch-signal crossing the TTL threshold in a low-to-high transition to the point of the output crossing TTL threshold in a high-to-low transition.

Minimum Setup Time: The minimum time before the negative transition of the latch signal that an input signal change must be present in order to be acquired and held at the outputs.

Minimum Hold Time: The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in order to be acquired and held at the output.

Minimum Latch-Disable Pulse Width:
The minimum time that the latch signal must remain high in order to acquire and hold an input-signal change.

## High-Speed, Low-Power Voltage Comparators




Figure 3. tpd+ Response Time to 5mV Overdrive


Figure 5. Response-Time Setup
$\qquad$

## High－Speed，Low－Power Voltage Comparators



Figure 6．Response to 50 MHz Sine Wave


Figure 8．Alarm Circuit Level Monitors Eight Separate Inputs


Figure 7．Response to 100 MHz Sine Wave Photo

Typical Application
Programmed，Variable－Alarm Limits
By combining two quad analog comparators with an octal 8－bit D／A converter（the MX7228），several alarm and limit－defect functions can be performed simultane－ ously without external adjustments
The MX7228＇s internal latches allow the system processor to set the limit points for each comparator independently and update them at any time．Set the upper and lower thresholds for a single transducer by pairing the D／A converter and comparator sections．

## High-Speed, Low-Power Voltage Comparators

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX901ACSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX901BCSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX901AEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX901BEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX901AESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX901BESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX902CPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX902CSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Narrow SO |
| MAX902EPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX902ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Narrow SO |
| MAX903CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX903CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX903EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX903ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |



[^0] implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600


[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are

