

HSP45240/883

February 1998

Address Sequencer

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Block Oriented 24-Bit Sequencer
- Configurable as Two Independent 12-Bit Sequencers
- 24 x 24 Crosspoint Switch
- Programmable Delay on 12 Outputs 9-
- Multi-Chip Synchronization Signals
- Standard µP Interface
- 100pF Drive on Outputs
- DC to 40MHz Clock Rate

Applications

- 1-D, 2-D Filtering
- Pan/Zoom Addressing
- FFT Processing
- Matrix Math Operations

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
HSP45240GM-25/883	-55 to 125	68 Ld PGA	
HSP45240GM-33/883	-55 to 125	68 Ld PGA	
HSP45240GM-40/883	-55 to 125	68 Ld PGA	

Description

The Intersil HSP45240/883 is a high speed Address Sequencer which provides specialized addressing for functions like FFTs, 1-D and 2-D filtering, matrix operations, and image manipulation. The sequencer supports block oriented addressing of large data sets up to 24 bits at clock speeds up to 40MHz.

Specialized addressing requirements are met by using the onboard 24 x 24 crosspoint switch. This feature allows the mapping of the 24 address bits at the output of the address generator to the 24 address outputs of the chip. As a result, bit reverse addressing, such as that used in FFTs, is made possible.

A single chip solution to read/write addressing is also made possible by configuring the HSP45240 as two 12-bit sequencers. To compensate for system pipeline delay, a programmable delay is provided on 12 of the address outputs.

The HSP45240 is manufactured using an advanced CMOS process, and is a low power fully static design. The configuration of the device is controlled through a standard micro-processor interface and all inputs/outputs, with the exception of clock, are TTL compatible.





CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 9-16

Device Guaranteed and 100% Tested

Thermal Information

Supply Voltage +8.0V Input, Output Voltage Applied GND -0.5V to V _{CC} +0.5V ESD Classification Class 1	Thermal Resistance (Typical, Note 1) PGA Package Maximum Package Power Dissipation at 1	θ _{JA} (^o C/W) 37.1 25 ^o C	θ _{JC} (^o C/W) 10.1
Operating Conditions Temperature Range -55°C to 125°C Voltage Range +4.5V to +5.5V	Maximum Junction Temperature		175°C ;°C to 150°C 300°C

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

TABLE 1.	DC ELECTRICAL	SPECIFICATIONS
	DO LELO INIOAL	OI LOII IOAIIOIIO

					LIM	IITS	
PARAMETER	SYMBOL	TEST CONDITIONS	GROUPS	TEMPERATURE (^o C)	MIN	МАХ	UNITS
Logical One Input Voltage	V _{IH}	V _{DD} = 5.5V	1, 2, 3	-55 ≤ T _A ≤ 125	2.2	-	V
Logical Zero Input Voltage	V _{IL}	V _{DD} = 4.5V	1, 2, 3	-55 ≤ T _A ≤ 125	-	0.8	V
Output HIGH Voltage	V _{OH}	I _{OH} = -400μA V _{DD} = 4.5V (Note 2)	1, 2, 3	-55 ≤ T _A ≤ 125	2.6	-	V
Output LOW Voltage	ut LOW Voltage V_{OL} $^{I}OL = +2.0mA$ $V_{CC} = 4.5V$ (Note 2)		1, 2, 3	-55 ≤ T _A ≤ 125	-	0.4	V
Input Leakage Current	lı	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	1, 2, 3 $-55 \le T_A \le 125$		+10	μA
Output Leakage Current	IO	$V_{OUT} = V_{CC}$ or GND $V_{CC} = 5.5V$	1, 2, 3	-55 ≤ T _A ≤ 125	-10	+10	μA
Clock Input High	VIHC	V _{CC} = 5.5V	1, 2, 3	$-55 \le T_A \le 125$	3.0	-	V
Clock Input Low	V _{ILC}	$V_{CC} = 4.5V$	1, 2, 3	$-55 \leq T_{A} \leq 125$	-	0.8	V
$\begin{array}{c} \mbox{Standby Power Supply} \\ \mbox{Current} \end{array} \begin{array}{c} \mbox{I}_{CCSB} \\ \mbox{V}_{IN} = \mbox{V}_{CC} \mbox{ or GND} \\ \mbox{V}_{CC} = 5.5 \mbox{V}, \\ \mbox{Outputs Open} \end{array}$		1, 2, 3	$-55 \le T_A \le 125$	-	500	μΑ	
Operating Power Supply Current	ICCOP	f = 33MHz V _{CC} = 5.5V (Note 3)	1, 2, 3	-55 ≤ T _A ≤ 125	-	99	mA
Functional Test	FT	(Note 4)	7, 8	$-55 \le T_A \le 125$	-	-	

NOTES:

2. Interchanging of force and sense conditions is permitted.

3. Operating Supply Current is proportional to frequency, typical rating is 3mA/MHz.

4. Tested as follows: t = 1MHz, V_{IH} = 2.6, V_{IL} = 0.4, V_{OH} \ge 1.5V, V_{OL} \le 1.5V, V_{IHC} = 3.4V, and V_{ILC} = 0.4V.

HSP45240/883

Device Guaranteed and 100% Tested

TABLE 2. AC ELECTRICAL SPECIFICATIONS

		GROUP A	TEMPERATURE	-25 (2	5MHz)	-33 (33MHz)		-40 (40MHz)		
PARAMETER	SYMBOL	SUBGROUP	(°C)	MIN	MAX	MIN	МАХ	MIN	MAX	UNITS
Clock Period	^t CP	9, 10, 11	$-55 \le T_A \le 125$	39	-	30	-	25	-	ns
Clock Pulse Width High	^t CH	9, 10, 11	$-55 \le T_A \le 125$	15	-	12	-	10	-	ns
Clock Pulse Width Low	^t CL	9, 10, 11	$-55 \leq T_{A} \leq 125$	15	-	12	-	10	-	ns
Setup Time D0-6 to \overline{WR} High	etup Time D0-6 to \overline{WR} t _{DS} 9, 10, 11 -55 \leq T _A \leq 125 igh		-55 ≤ T _A ≤ 125	17	-	16	-	14	-	ns
Hold Time D0-6 from \overline{WR} Low	Hold Time D0-6 from \overline{WR} t _{DH} 9, 10, 11 -55 \leq T _A \leq 125 Low		-55 ≤ T _A ≤ 125	0	-	0	-	0	-	ns
Setup Time A, \overline{CS} to \overline{WR} Low	tAS	9, 10, 11	-55 ≤ T _A ≤ 125	5	-	5	-	5	-	ns
Hold Time A, CS from t _{AH}		9, 10, 11	-55 ≤ T _A ≤ 125	0	-	0	-	0	-	ns
Pulse Width for \overline{WR} Low	twrl	9, 10, 11	$-55 \le T_A \le 125$	18	-	14	-	12	-	ns
Pulse Width for \overline{WR} High	^t WRH	9, 10, 11	$-55 \le T_A \le 125$	18	-	14	-	12	-	ns
WR Cycle Time	t _{WP}	9,10,11	$-55 \le T_A \le 125$	39	-	30	-	25	-	ns
Set-up Time STARTIN, DLYBLK, to Clock High	t _{IS}	9, 10, 11	-55 ≤ T _A ≤ 125	15	-	12	-	10	-	ns
Hold Time STARTIN, DLYBLK, to Clock High	ţιΗ	9, 10, 11	-55 ≤ T _A ≤ 125	0	-	0	-	0	-	ns
Clock to Output Prop. Delay on OUT0-23	t _{PDO}	9, 10, 11	-55 ≤ T _A ≤ 125	-	18	-	16	-	14	ns
Clock to Prop. Delay, on STARTOUT, BLKDONE, DONE, ADVAL, and BUSY		9, 10, 11	-55 ≤ T _A ≤ 125	-	18	-	16	-	14	ns
Output Enable Time (Note 6)	^t EN	9, 10, 11	-55 ≤ T _A ≤ 125	-	22	-	20	-	15	ns
RST Low Time	t _{RST}	9, 10, 11	$-55 \le T_A \le 125$		2 Clock Cycles			•	ns	

NOTES:

5. AC Testing: V_{CC} = 4.5V and 5.5V, inputs are driven at 3.0V for Logic "1" and 0.0V for a Logic "0". Input and output timing measurements are made at 1.5V for both a logic "1" and "'0". CLK is driven at 4.0V and 0V and measured at 2.0V.

6. Transition is measured at \pm 200mV from steady state voltage with loading as specified by test load circuit and C_L = 40pF.

TABLE 3.	ELECTRICAL	PERFORMANCE	SPECIFICATIONS

		TEST			-25 (25MHz)		-: (331	33 MHz)	3 1Hz) -40 (40MHz		
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Input Capacitance	C _{IN}	V_{CC} = Open, f = 1MHz, All mea- surements are referenced to de- vice GND.	7	T _A = 25	-	10	-	10	-	10	pF
Output Capacitance	C _{OUT}	V_{CC} = Open, f = 1MHz, All mea- surements are referenced to de- vice GND.	7	T _A = 25	-	10	-	10	-	10	pF
Output Disable	t _{OEZ}		7, 8	$-55 \le T_A \le 125$	-	22	-	20	-	15	ns

TABLE 3. ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)												
TEST				-25 (25MHz)		-33 (33MHz)		-40 (40MHz)				
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
Output Rise Time	^t OR		7, 8	-55 ≤ T _A ≤ 125	-	5	-	5	-	3	ns	
Output Fall Time	^t OF		7, 8	$-55 \le T_A \le 125$	-	5	-	5	-	3	ns	

NOTES:

7. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

8. Loading is as specified in the test load circuit with $C_L = 40 pF$.

TABLE 4.	ELECTRICAL	TEST REQUIREMENTS

CONFORMANCE GROUPS	METHOD	SUBGROUPS			
Initial Test	100%/5004	-			
Interim Test	100%/5004	-			
PDA	100%	1			
Final Test	100%	2, 3, 8A, 8B, 10, 11			
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11			
Groups C and D	Samples/5005	1, 7, 9			

Burn-In Circuit

		L		OEH	DLY BLK	START OUT	v _{cc}	BLOCK DONE	GND	OUT1	OUT2	NC		7	
		к	NC	NC	OEL	START IN	ADD VAL	BUSY	DONE	ουτο	v _{cc}	NC	ουτε	3	
		J	RST	v _{cc}			•	•			•	GND	ουτ	1	
		н	CLK	GND								OUT5	vcc		
		G	cs	A0								OUT6	ουτ	7	
		F	WR	GND								GND	ουτε	3	
		E	D6	D5								OUT9	v _{cc}		
		D	D4	D3								OUT10	OUT1	1	
		с	D2	D1		-						GND	OUT1	2	
		в	D0	NC	OUT22	OUT21	GND	OUT18	OUT17	GND	OUT14	NC	NC		
		A		GND	OUT23	v _{cc}	OUT20	OUT19	v _{cc}	OUT16	OUT15	OUT13			
			1	2	3	4	5	6	7	8	9	10	. 11		
PGA PIN	PIN NAME	BURN- IN SIGNAL	PGA PIN	P NA	IN ME	BURN- IN SIGNAI	- F	PGA PIN	PI NAI	N ME	BUR IN SIGN	N-F ALI	PGA PIN	PIN NAME	BURN- IN SIGNAL
A2	GND	GND	B9	OU	T14	V _{CC} /2	F	-11	OU	T8	V _{CC} /	2	K6	BUSYB	V _{CC} /2
A3	OUT23	V _{CC} /2	C1	D	2	F10		G1	CS	ЗB	F5		K7	DONEB	V _{CC} /2
A4	V _{CC}	V _{CC}	C2	D	1	F9		G2	A	0	F6		K8	OUT0	V _{CC} /2
A5	OUT20	V _{CC} /2	C10	GI	١D	GND	(G10	OU	T6	V _{CC} /	2	K9	V _{CC}	V _{CC}
A6	OUT19	V _{CC} /2	C11	OU	T12	V _{CC} /2	(G11	OU	T7	V _{CC} /	'2 I	<11	OUT3	V _{CC} /2
A7	V _{CC}	V _{CC}	D1	D	4	F12		H1	CL	K	F0		L2	OEHB	F13
A8	OUT16	V _{CC} /2	D2	D	3	F11		H2	GN	ID	GN	D	L3	DLYBLK	F11
A9	OUT15	V _{CC} /2	D10	OU	T10	V _{CC} /2	ŀ	110	OU	TS	V _{CC} /	2	L4	STARTOUTB	V _{CC} /2
A10	OUT13	V _{CC} /2	D11	OU	T11	V _{CC} /2	ŀ	411	٧ _C	C	V _{CC}	;	LS	V _{CC}	V _{CC}
B1	D0	F8	E1	D	6	F7		J1	RS	ТВ	F14		L6	BLOCKDONEB	V _{CC} /2
B3	OUT22	V _{CC} /2	E2	D	5	F13		J2	VC	C	V _{CC}	;	L7	GND	GND
B4	OUT21	V _{CC} /2	E10	OL	JT9	$V_{CC}/2$		J10	GN	ID	GNI)	L8	OUT1	V _{CC} /2
B5	GND	GND	E11	V	cc	V _{CC}	J	11	OU	T4	V _{CC} /	2	L9	OUT2	V _{CC} /2
B6	OUT18	V _{CC} /2	F1	W	RB	F4		К3	OE	LB	F12	2			
B7	OUT17	V _{CC} /2	F2	GI	١D	GND		K4	STAR	T1NB	F6				
БО		GND	F10	G	חו	GND		K5	ADV	ALR	Voo	2			

NOTES:

9. $V_{CC}/2$ (2.7V $\,\pm10\%)$ used for outputs only.

10. 47 Ω (±20%) resistor connected to all pins except V_CC and GND.

11. $V_{CC} = 5.5 \pm 0.5 V.$

12. $0.1 \mu F$ (min) capacitor between $V_{\mbox{CC}}$ and GND per position.

13. F0 = 100kHz ±10%, F1 = F0/2, F2 = F1/2...., F11 = F10/2, 40% -60% Duty Cycle.

14. Input voltage limits: V_{IL} = 0.8V max., V_{IH} = 4.5V \pm 10%.

Die Characteristics

DIE DIMENSIONS:

186 mils x 222 mils x 19 \pm 1mils

METALLIZATION:

Type: Si - Al or Si-Al-Cu Thickness: 8kÅ

GLASSIVATION:

Type: Nitrox Thickness: 10kÅ

WORST CASE CURRENT DENSITY:

1.8 x 10⁵A/cm²

Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com