

FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR

ICS844011

GENERAL DESCRIPTION



The ICS844011 is a Fibre Channel Clock Generator and a member of the HiPerClocks[™] family of high performance devices from IDT. The ICS844011 uses an 18pF parallel resonant crystal over the range of 20.4MHz - 28.3MHz. For Fibre Channel

applications, a 26.5625MHz crystal is used. The ICS844011 has excellent <1ps phase jitter performance, over the 637kHz - 10MHz integration range. The ICS844011 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- · One differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (20.4MHz - 28.3MHz)
- Output frequency range: 81.66MHz 113.33MHz
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.75ps (typical)
- 3.3V or 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


COMMON CONFIGURATION TABLE - FIBRE CHANNEL

	Inputs						
Crystal Frequency (MHz)	M	N	Multiplication Value M/N	Output Frequency (MHz)			
26.5625	24	6	4	106.25			
25	24	6	4	100			

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS844011

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

1

IDT™/ICS™ LVDS CLOCK GENERATOR

ICS844011AG REV A OCTOBER 6, 2006

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V_{DDA}	Power		Analog supply pin.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output enable pin. When HIGH, Q/nQ output is active. When LOW, the Q/nQ output is in a high impedance state. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5 V to V_{DD} + 0.5 V

Outputs, I_o (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance, θ_{JA} 101.7°C/W (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		$V_{DD} - I_{DDA}^* 10\Omega$	3.3	$V_{_{ m DD}}$	V
I _{DD}	Power Supply Current			TBD		mA
I _{DDA}	Analog Supply Current			TBD		mA

Table 3B. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - I_{DDA}^{*}10\Omega$	2.5	$V_{_{ m DD}}$	٧
I _{DD}	Power Supply Current			TBD		mA
I _{DDA}	Analog Supply Current			TBD		mA

Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{DD} = 3.3V$	2		V _{DD} + 0.3	V
V _{IH}	Imput riigir voitage		$V_{DD} = 2.5V$	1.7		V _{DD} + 0.3	V
	Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
V _{IL}	Input Low Voltage		$V_{DD} = 2.5V$	-0.3		0.7	V
I _{IH}	Input High Current	OE	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
I _{IL}	Input Low Current	OE	$V_{DD} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μΑ

Table 3D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage			350		mV
$\Delta V_{\sf OD}$	V _{OD} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.25		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

NOTE: Please refer to Parameter Measurement Information for output information.

Table 3E. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage			350		mV
$\Delta V_{\sf OD}$	V _{OD} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.2		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

NOTE: Please refer to Parameter Measurement Information for output information.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamental		
Frequency		20.4		28.3	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	рF
Drive Level				1	mW

Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		81.66		113.33	MHz
tjit(Ø)	RMS Phase Jitter (Random);	106.25MHz @ Integration Range: 637kHz - 10MHz		TBD		ps
ן ווועט)	NOTE 1	100MHz @ Integration Range: 637kHz - 10MHz		0.75		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%		275		ps
odc	Output Duty Cycle			50		%


NOTE 1: Please refer to the Phase Noise Plots following this section.


Table 5B. AC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%, T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		81.66		113.33	MHz
#ii+(<i>C</i> ()	RMS Phase Jitter (Random);	106.25MHz @ Integration Range: 637kHz - 10MHz		TBD		ps
<i>t</i> jit(∅)	NOTE 1	100MHz @ Integration Range: 637kHz - 10MHz		0.93		ps
t_R/t_F	Output Rise/Fall Time	20% to 80%		295		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.


PARAMETER MEASUREMENT INFORMATION






LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT


LVDS 2.5V OUTPUT LOAD AC TEST CIRCUIT






RMS PHASE JITTER


OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





OUTPUT RISE/FALL TIME

OFFSET VOLTAGE SETUP



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS844011 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS844011 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100 Ω differential transmission line environment, LVDS drivers require a matched load termination of 100 Ω across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$

θ_{JA} by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS844011 is: 2533




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	Minimum	Maximum
N	8	3
A		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844011AG	4011A	8 lead TSSOP	tube	0°C to 70°C
ICS844011AGT	4011A	8 lead TSSOP	2500 tape & reel	0°C to 70°C
ICS844011AGLF	TBD	8 lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS844011AGLFT	TBD	8 lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

