

IW4001B


Quad 2-Input NOR Gate

High-Voltage Silicon-Gate CMOS


The IW4001B NOR gates provide the system designer with direct implementation of the NOR function.

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
 - 0.5 V min @ 5.0 V supply
 - 1.0 V min @ 10.0 V supply
 - 1.5 V min @ 15.0 V supply

LOGIC DIAGRAM



PIN 14 =V_{CC}
PIN 7 = GND



ORDERING INFORMATION

IW4001BN Plastic

IW4001BD SOIC

IZ4001B CHIP

T_A = -55° to 125° C for all packages

PIN ASSIGNMENT

A1	1 ●	14	V _{CC}
B1	2	13	B4
Y1	3	12	A4
Y2	4	11	Y4
A2	5	10	Y3
B2	6	9	B3
GND	7	8	A3

FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L

L – LOW voltage level

H – HIGH voltage level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±10	mA
P _D	Power Dissipation in Still Air, Plastic DIP + SOIC Package +	500 500	mW
P _{TOT}	Power Dissipation per Output Transistor	100	mW
T _{STG}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 12 mW/°C from 100° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	3.0	18	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-55	+125	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.



Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)


Symbol	Parameter	Test Conditions	Vcc V	Guaranteed Limit			Unit
				≥-55°C	25°C	≤125 °C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.5V V _{OUT} =1.0 V V _{OUT} =1.5V	5.0 10 15	3.5 7 11	3.5 7 11	3.5 7 11	V
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.5 V or V _{CC} - 0.5 V V _{OUT} =1.0 V or V _{CC} - 1.0 V V _{OUT} =1.5 V or V _{CC} - 1.5 V	5.0 10 15	1.5 3 4	1.5 3 4	1.5 3 4	V
V _{OH}	Minimum High-Level Output Voltage	V _{IN} =GND	5.0 10 15	4.95 9.95 14.95	4.95 9.95 14.95	4.95 9.95 14.95	V
V _{OL}	Maximum Low-Level Output Voltage	V _{IN} =GND or V _{CC}	5.0 10 15	0.05 0.05 0.05	0.05 0.05 0.05	0.05 0.05 0.05	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = GND or V _{CC}	18	±0.1	±0.1	±1.0	µA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} = GND or V _{CC}	5.0 10 15 20	0.25 0.5 1.0 5.0	0.25 0.5 1.0 5.0	7.5 15 30 150	µA
I _{OL}	Minimum Output Low (Sink) Current	V _{IN} = GND or V _{CC} U _{OOL} =0.4 V U _{OOL} =0.5 V U _{OOL} =1.5 V	5.0 10 15	0.64 1.6 4.2	0.51 1.3 3.4	0.36 0.9 2.4	mA
I _{OH}	Minimum Output High (Source) Current	V _{IN} = GND or V _{CC} U _{OIH} =2.5 V U _{OIH} =4.6 V U _{OIH} =9.5 V U _{OIH} =13.5 V	5.0 5.0 10 15	-2.0 -0.64 -1.6 -4.2	-1.6 -0.51 -1.3 -3.4	-1.15 -0.36 -0.9 -2.4	mA

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, $R_L=200\text{k}\Omega$, Input $t_r=t_f=20\text{ ns}$)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			≥-55°C	25°C	≤125°C	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Input A or B to Output Y (Figure 1)	5.0	250	250	250	ns
		10	120	120	120	
		15	90	90	90	
t_{TLH}, t_{THL}	Maximum Output Transition Time, Any Output (Figure 1)	5.0	200	200	200	ns
		10	100	100	100	
		15	80	80	80	
C_{IN}	Maximum Input Capacitance	-		7.5		pF

**Figure 1. Switching Waveforms****EXPANDED LOGIC DIAGRAM
(1/4 of the Device)**

CHIP PAD DIAGRAM



Chip marking: 400115

Location of marking (mm): left lower corner $x = 0.619$, $y = 0.154$

Chip thickness: 0.46 ± 0.02 mm

PAD LOCATION

Chip thickness	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	A1	0.110	0.373	0.120×0.120
02	B1	0.110	0.170	0.120×0.120
03	Y1	0.414	0.170	0.120×0.120
04	Y2	0.761	0.170	0.120×0.120
05	A2	1.070	0.170	0.120×0.120
06	B2	1.070	0.373	0.120×0.120
07	GND	1.070	0.721	0.120×0.120
08	A3	1.070	0.921	0.120×0.120
09	B3	1.070	1.121	0.120×0.120
10	Y3	0.716	1.108	0.120×0.120
11	Y4	0.460	1.108	0.120×0.120
12	A4	0.110	1.108	0.120×0.120
13	B4	0.110	0.861	0.120×0.120
14	Vcc	0.110	0.573	0.120×0.120

Note: Location is given as per passivation layer