19-0481; Rev 2: 11/92



Improved 2nd Source! (See 3rd page for

No Crowbarring of Supply During Output

Low THRESHOLD, TRIGGER and RESET

Monolithic, Low Power CMOS Design

Wide Supply Voltage Range: 2-18V

"Maxim Advantage"").

Adjustable Duty Cycle

Transition

Curents

TTL Compatible

Features

General Description


The Maxim ICM7555 and ICM7556 are respectively single and dual general purpose RC timers capable of generating accurate time delays or frequencies. The primary feature is an extremely low supply current, making this device ideal for battery-powered systems. Additional features include low THRESHOLD, TRIGGER, and RESET currents, a wide operating supply voltage range, and improved performance at high frequencies.

These CMOS low-power devices offer significant performance advantages over the standard 555 and 556 bipolar timers. Low-power consumption, combined with the virtually non-existent current spike during output transitions, make these timers the optimal solution in many applications.

Applications

Pulse Generator Precision Timing Time Delay Generation Pulse Width Modulation Pulse Position Modulation Sequential Timing Missing Pulse Detector


Pin Configuration



_ Maxim Integrated Products 1

Ordering Information

PART	TEMP. RANGE	PACKAGE		
ICM7555IPA	-20° C to +85° C	8 Lead Plastic DIP		
ICM7555IJA	-20° C to +85° C	8 Lead CERDIP		
ICM7555ITV	-20° C to +85° C	TO-99 Can		
ICM7555MJA	-55° C to +125° C	8 Lead CERDIP		
ICM7555MTV	-55° C to +125° C	TO-99 Can		
ICM7555ISA	-20°C to +85°C	8 Lead Small Outline		
ICM7555/D	0°C to +70°C	Dice		
ICM7556IPD	-20°C to +85°C	14 Lead Plastic DIP		
ICM7556MJD	-55° C to +125° C	14 Lead CERDIP		
ICM7556ISD	-20°C to +85°C	14 Lead Small Outlin		
ICM7556/D	0°C to +70°C	Dice		



For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	+18 Volts
Input Voltage TRIGGER	
Control Voltage THRESHOLD	$< V^+ + 0.3V$ to $\ge -0.3V$
RESET	
Output Current	
Power Dissipation ² ICM7556	
Operating Temperature Range	

ICM7555IJA (Maxim)....-20°C to +85°C

Storage Temperature-65°C to +150°C Lead Temperature (Soldering 60 Seconds)+300°C

ICM7555ISA (Maxim)......-20°C to +85°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V^+ = +2 \text{ to } + 15 \text{ volts}; T_A = 25^{\circ}\text{C}, \text{Unless Noted})$

				VALUE					
PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNITS	
Supply Voltage	v+	$\begin{array}{l}20^{\circ}C \leq T_{A} \leq +70^{\circ}C \\55^{\circ}C \leq T_{A} \leq +125^{\circ}C \end{array}$			2 3		18 16	v v	
Supply Current 3	1+	ICM7555	V ⁺ = 2V V ⁺ = 18V			60 120	200 300	μΑ μΑ	
		ICM7556	$V^+ = 2V$ $V^+ = 18V$		*	120 240	400 600	μА μА	
Timing Error Initial Accuracy Drift with Temperature		Ra, Rg = 1k to 100k, C = 0.1µF Note 4 Note 4	$5V \le V^+ \le 15$ $V^+ = 5V$ $V^+ = 10V$ $V^+ = 15V$	ical purp	800 058	2.0 50 75 100 1.0	5.0	% ppm/°C %/V	
Drift with Supply Voltage	++	V* = 5V		100 M		10.070		V+	
Threshold Voltage	VTH		$V^+ = 5V$	1 Con	0.63	0.66	0.67	N	
Trigger Voltage	VTRIG	25	V* = 5V		0.29	0.33	0.34	٧٠	
Trigger Current	ITRIG	V+ = 18V V+ = 5V V+ = 2V	ULLY.			50 10 1		pA pA pA	
Threshold Current	Ітн	$V^+ = 18V$ $V^+ = 5V$ $V^+ = 2V$				50 10 1		рА рА рА	
Reset Current	IRST	VRESET = Ground	$V^{+} = 18V$ $V^{+} = 5V$ $V^{+} = 2V$			100 20 2		pA pA pA	
Reset Voltage	VRST	V ⁺ = 18V V ⁺ = 2V			0.4 0.4	0.7 0.7	1.0 1.0	v v	
Control Voitage Lead	Vcv		V ⁺ = 5V		0.62	0.66	0.67	٧.	
Output Voltage Drop	Vo	Output Lo Output Hi	$V^+ = 18V$ $V^+ = 5V$ $V^+ = 18V$ $V^+ = 5V$	ISINK = 3.2mA ISINK = 3.2mA ISOURCE = 1.0mA ISOURCE = 1.0mA	17.25 4.0	0.1 0.15 17.8 4.5	0.4 0.4		
Rise Time of Output	tr	RL = 10M()	$C_L = 10 \rho F$	V* = 5V	35	40	75	ns	
Fall Time of Output	tı	$R_L = 10M\Omega$	$C_L = 10 pF$	V ⁺ = 5V	35	40	75	ns	
Guaranteed Max Osc Freq	Imax	Astable Operation			500			kHz	

Note 1: Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V+ +0.3V or less than V- -0.3V may cause destructive latchup. For this reason it is recommended that no inputs from external sources not operating from the same power supply be applied to the device before its power supply is established. In multiple systems, the supply of the ICM7555/6 must be turned on first.

Note 2: Junction temperatures should not exceed 135°C and the power dissipation must be limited to 20mW at 125°C. Below 125°C power dissipation may be increased to 300mW at 25°C. Derating factor is approximately 3mW/°C (7556) or 2mW/°C (7555).

Note 3: The supply current value is essentially independent of the TRIGGER, THRESHOLD and RESET voltages.

Note 4: Parameter is not 100% tested. Majority of all units meet this specification.

The electrical characteristics above are a reproduction of a portion of Intersil's copyrighted (1983/1984) data book. This information does not constitute any representation by Maxim that Intersil's products will perform in accordance with these specifications. The "Electrical Characteristics Table" along with the descriptive excerpts from the original manufacturer's data sheet have been included in this data sheet solely for comparative purposes.

ICM7555/7556

/VI/IXI/VI ADVANTAGE™ General Purpose Timers

- Lower Supply Current
- Increased Output Source Current
- Guaranteed THRESHOLD, TRIGGER and RESET Input Currents
- Guaranteed Discharge Output Voltage
- Supply Current Guaranteed Over Temperature
- Significantly Improved ESD Protection (Note 6)
- Maxim Quality and Reliability

	This device conforms to the Absolute Maximum Ratings on adjacent page.
ELECTRICAL CHARACTERISTICS $(V = +2 \text{ to } +15 \text{ volts}; T_a = 25^{\circ}\text{C}, \text{ unless noted.})$	Specifications below satisfy or exceed all "tested" parameters on adjacent page.

PARAMETER	SYMBOL	TEST CONDITIONS			MIN	TYP	MAX	UNITS
Supply Voltage	V ⁺	$-20^{\circ}C \le T_A \le +85^{\circ}C$ $-55^{\circ}C \le T_A \le +125^{\circ}C$		2 3		16.5 16	V V	
Supply Current (Note 3)	1+	ICM 7555	$V^+ = 2.16.5$ $V^+ = 5V; 1$ $V^+ = 5V; -2$ $V^+ = 5V; -50;$ $V^+ = 2.16.5$ $V^+ = 5V; 1$ $V^+ = 5V; -2$	$ \begin{array}{l} & \forall ; \ T_A \ = \ +25^\circ C \\ f_A \ = \ +25^\circ C \\ & \forall 0^\circ C \ \leq \ T_A \ \leq \ +85^\circ C \\ & 5^\circ C \ \leq \ T_A \ \leq \ +125^\circ C \\ & \forall ; \ T_A \ = \ +25^\circ C \\ & f_A \ = \ +25^\circ C \\ & \forall 0^\circ C \ \leq \ T_A \ \leq \ +85^\circ C \\ & 5^\circ C \ \leq \ T_A \ \leq \ +125^\circ C \\ & 5^\circ C \ \leq \ T_A \ \leq \ +125^\circ C \\ & \hline \end{array} $		30 60	250 120 250 300 500 240 500 600	μΑ μΑ μΑ μΑ μΑ μΑ μΑ
Timing Error (Note 4)		Circuit of figure 10 $R_A = R_B = 100k$	and the second se			2.0	5.0	%
(Note 5) Drift with Temperature Drift with Supply Voltage		$V^+ = 5V$ $V^+ = 10V$ $V^+ = 15V$ $V^+ = 5V$				50 75 100 1.0	3.0	ppm/°C ppm/°C ppm/°C %/V
Threshold Voltage	VTH	V ⁺ = 5V			0.63	0.66	0.67	V *
Trigger Voltage	VTRIG	$V^* = 5V$			0.29	0.33	0.34	٧*
Trigger Current	ITRIG	$V^+ = 16.5V$ $V^+ = 5V$ $V^+ = 2V$				50 10		pA pA pA
Threshold Current	Ітн	$V^+ = 16.5V$ $V^+ = 5V$ $V^+ = 2V$				50 10 1		рА рА рА
Reset Current	IRST	VRESET = Ground	d $V^+ = 16.5V$ $V^+ = 5V$ $V^+ = 2V$			100 20 2		pA pA pA
Reset Voltage	V _{RST}	$V^+ = 16.5V$ $V^+ = 2V$			0.4 0.4	0.7 0.7	1.2 1.2	V V
Control Voltage	Vcv	$V^{+} = 5V$			0.62	0.66	0.67	V ⁺
Output Voltage Drop	Vo	Output Lo Output Hi	$V^+ = 16.5V$ $V^+ = 5V$ $V^+ = 16.5V$ $V^+ = 5V$	I _{SINK} = 3.2mA I _{SINK} = 3.2mA ISOURCE = 2.0mA ISOURCE = 2.0mA	15.75 4.0	0.1 0.15 16.25 4.5	0.4 0.4	V V V V
Discharge Output Voltage	V _{DIS}	$V^+ = 5V, I_{DIS} = 3$	2mA			0.1	0.4	V
Rise Time of Output (Note 4)	tr	$R_L = 10M\Omega$	$C_L = 10 pF$	$V^{+} = 5V$	35	40	75	ns
Fall Time of Output (Note 4)	tf	$R_L = 10M\Omega$	$C_L = 10 pF$	$V^{+} = 5V$	35	40	75	ns
Guaranteed Max Osc. Freq. (Note 4)	f _{max}	Astable Operatio	n		500			kHz

Note 1: Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than $V^+ + 0.3V$ or less than $V^- - 0.3V$ may cause destructive latchup. For this reason it is recommended that no inputs from external sources not operating from the same power supply be applied to the device before its power supply is established. In multiple systems, the supply of the ICM7555/6 must be turned on first.

Note 2: Junction temperatures should not exceed 135°C and the power dissipation must be limited to 20mW at 125°C. Below 125°C power dissipation may be increased to 300mW at 25°C. Derating factor is approximately 3mW/°C (7556) or 2mW/°C (7555).

Note 3: The supply current value is essentially independent of the TRIGGER, THRESHOLD AND RESET voltages.


Note 4: Parameter is not 100% tested. Majority of all units meet this specification.

Note 5: Deviation from $f = 1.46/(R_A + 2R_B)C$, $V^+ = 5V$.

Note 6: All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V. (Mil Std 883B, Method 3015.1 Test Circuit.)


N/XI/N






Typical Operating Characteristics


PROPAGATION DELAY AS A FUNCTION OF VOLTAGE LEVEL OF TRIGGER PULSE



NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE AS A FUNCTION OF TEMPERATURE



TIME DELAY IN THE MONOSTABLE MODE AS A FUNCTION OF RA AND C



OUTPUT SINK CURRENT AS A FUNCTION OF OUTPUT VOLTAGE

100

10.0


1.

0.1


OUTPUT SINK CURRENT IOL (mA)

TA = 25°C

Typical Operating Characteristics




M/XI/M




0.1 1.0 OUTPUT LOW VOLTAGE VOL

10.0



OUTPUT SINK CURRENT AS A FUNCTION OF OUTPUT VOLTAGE



Detailed Description

Both the ICM7555 timer and the ICM7556 dual timer can be configured for either astable or monostable operation. In the astable mode the free running frequency and the duty cycle are controlled by two external resistors and one capacitor. Similarly, the pulse width in the monostable mode is precisely controlled by one external resistor and capacitor.

The external component count is decreased when replacing a bipolar timer with the ICM7555 or ICM7556. The bipolar devices produce large crowbar currents in the output driver. To compensate for this spike, a capacitor is used to decouple the power supply lines. The CMOS timers produce supply spikes of only 2-3mA vs. 300-400mA (Bipolar), therefore supply decoupling is typically not needed. This current spike comparison is illustrated in Figure 3. Another component is eliminated at the control voltage pin. These CMOS timers, due to the high impedance inputs of the comparators, do not require decoupling capacitors on the control voltage pin.




Figure 1. Maxim ICM7555 used in two different astable configurations.




Figure 2. Maxim ICM7555 in a monostable operation.




Figure 3. Supply current transient compared with a standard bipolar 555 during an output transition.

Applications Information

Astable Operation

We recommend either of the two astable circuit configurations illustrated in Figure 1. The circuit in (1a) provides a 50% duty cycle output using one timing resistor and capacitor. The oscillator waveform across the capacitor is symmetrical and triangular, swinging from $\frac{1}{3}$ to $\frac{2}{3}$ of the supply voltage. The frequency generated is defined by:

$$=\frac{1}{1.4 \text{ RC}}$$

f

The circuit in (1b) provides a means of varying the duty cycle of the oscillator. The frequency is defined by:

$$= \frac{1.46}{(R_A + 2R_B)C}$$


The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B}$$

Monostable Operation

The circuit diagram in Figure 2 illustrates monostable operation. In this mode the timer acts as a one shot. Initially the external capacitor is held discharged by the discharge output. Upon application of a negative TRIGGER pulse to pin 2, the capacitor begins to charge exponentially through R_A . The device resets after the voltage across the capacitor reaches $\frac{2}{3}(V^+)$.

$$t_{output} = -\ln (\frac{1}{3})R_AC = 1.1 R_AC$$



ICM7555/7556

Figure 5. Equivalent circuit.


Function Table

RESET	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE [†]	OUTPUT	DISCHARGE SWITCH		
Low Irrelevant		Irrelevant	Low	On		
High	$< \frac{1}{3} V^{+}$	Irrelevant	High	Off		
High	$> \frac{1}{3} V^{+}$	$> \frac{2}{3} V^+$	Low	On		
High	> ½ V ⁺	$< \frac{2}{3} V^+$	As previously established			

†Voltages levels shown are nominal.

NOTE: RESET will dominate all other inputs. TRIGGER will dominate over THRESHOLD.

Chip Topographies



Reset

The reset function is significantly improved over the standard bipolar 555 and 556 in that it controls only the internal flip-flop, which in turn simultaneously controls the state of the Output and Discharge pins. This avoids the multiple threshold problems sometimes encountered with slow-falling edges of the bipolar devices. This input is designed to have essentially the same trip voltage as the standard bipolar devices (0.6 to 0.7V). At all supply voltages this input maintains an extremely high impedance.

Control Voltage

The control voltage regulates the two trip voltages for the THRESHOLD and TRIGGER internal comparators. This pin can be used for frequency modulation in the astable mode. By varying the applied voltage to the control voltage pin, delay times can be changed in the monostable mode.

Power Supply Considerations

Since the TRIGGER, THRESHOLD and Discharge leakage currents are very low, high impedance timing components may be used, keeping total system supply current at a minimum.

Output Drive Capability

The CMOS output stage is capable of driving most logic families including CMOS and TTL. The ICM7555 and ICM7556 will drive at least two standard TTL loads at a supply voltage of 4.5V or greater. When driving CMOS, the output swing at all supply voltage levels will equal the supply voltage.




Figure 4. Block diagram of ICM7555.



Downloaded from Datasheet.su

Package Information

4.0 (0.158) 3.8 (0.150) 0.080(2.032) 5.2 (0.20) **PIN #1** 0.010 0.300 ± 0.320 6.2 (0.244) 5.8 (0.228) (7.620) 0.770 MAX 99999999 3" 4 PLACES (6.401) 0.78 (0.031) 0.61 (0.024) 0.060(1.524) LEAD NO. 1 0.040 0.050 2 PLACES 0.020(5.080) 8.75 (0.344) 8.55 (0.336) 37 (0.015) BSC 0.77 (0.030) 20(0.762) MIN SEATING PLANE (4 PLCS) 0 (8.302) 1 ł 0.130(3.302)TYP 10" MAX COODD 2 7 (4 PLCS) 0.56 (.022) 125 MIN 0.45 (0.018) 1.27 (0.050) 0.009 0.015 0.018(0.457) 0.073 0.100 1.75 (0.069) 1.35 (0.053) 3 0.010/0.0115 -0.325 ± 0.025 BSC TYP 0.003 0.45 (0.018) . . TYP ± 0.010 TYP 0.20 (0.008) 0.10 (0.004) 0.22 (0.009) 9.19 (0.007) +0.015 14 Lead Plastic DIP (PD) 14-Lead Small Outline (SO) $\theta_{JA} = 140^{\circ} \text{ C/W}$ $\theta_{JC} = 70^{\circ} \text{ C/W}$ 0.785 19.839 MAX 0.400 (10.160) MAX 0.310 0.310 MAX GLASS (7.874) 0.025 0.025 (0.635) 0.291 (7.391) MAX 0.291 (7.391) RAD RAD MAX . 0.290 7.336 0.320 0.290 · 0.320 (7.366 · 8.128) 0.200 (5.080) MAX 0.200 (5.080) MAX GLASS GLASS (1.524 + 0.127) SEALANT (1.524 . 0.127) 0.020 - 0.070 0.020 - 0.070 0.508 - 1.778 0.160 (4.064) MAX SEALANT 0.160 (4.064) MAX 0.008 + 0.012 (0.203 + 0.305) 0.125 0.008 · 0.012 (0.203 · 0.305) 0.125 (3.175) MIN 1 (3.175) 0.100 MIN 14 (0.100) (2.540) 0.018 0.002 0.0457 0.051) 0.018 ± 0.002 (0.457 ± 0.051) 0.385 · 0.025 (9.779 · 0.835) (0.0457 · 0.010 · 0.254) 0.385 . 0.025 0.100 (2.540 MAX 0.100 - 0.010 (9.779 + 0.635) BOTH (2.540 0.254) 14 Lead CERDIP (JD) 8 Lead CERDIP (JA) $\theta_{JA} = 105^{\circ} \text{ C/W}$ θ_{JA} = 125° C/W $\theta_{\rm JC}$ = 55° C/W $\theta_{\rm JC}$ = 50° C/W AAA 0.315 - 0.335 (8.001 - 8.509) 5.2 (0.206) 0.050 RAD 0.165 0.185 4.0 (0.158) 3.8 (0.150) 6.2 (0.244) 5.8 (0.228) 0.045 TYP . . PIN #1 0.300 - 0.320 0.040 . HHHH 0.400 MAX (12.70) 0.375 LEAD NO. 0.250 0.016 0.019 0.406 0.483) 15 TYP 0.78 (0.031) 400 - 0.050 5.0 (0.197) 4.8 (0.188) 1 (5.080) 0.130 - 0.005 (8.302) PARTING LIN FATING PLAN 0.020 MIN (0.762) 0.130 10" MAX 0000 0.029 0.045 U Ų Ų 7 (4 PL CS) 0.009/0.015 0.010/0.0115 0.254/0.292 0 125 N 0.037 0.015 0.56 (.022) 0.45 (0.014) 0.028 0.034 (0.711 0.864) 1.27 (0.050) 0.100 1.75 (0.069) 0.018 0.45 (0.018) -0.325 - 0.025 0.20 (0.008) 0.22 (0.009) 8 Lead TO-99 Can (TV) 8-Lead Small Outline (SO) 8 Lead Plastic DIP (PA) $\theta_{JA} = 150^{\circ} \text{ C/W}$ $\theta_{JA} = 160^{\circ} \text{ C/W}$ $\theta_{\rm JC}$ = 45° C/W $\theta_{\rm JC} = 75^{\circ} \, {\rm C/W}$

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

8

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1994 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products.

ICM7555/7556