

December 1993

## CMOS Analog Switches

### Features

- Analog Signal Range ( $\pm 15V$  Supplies)  $\pm 15V$
- Low Leakage 40pA
- Low On Resistance 35 $\Omega$
- Break-Before-Make Delay 60ns
- Charge Injection 30pC
- TTL Compatible
- Symmetrical Switch Elements
- Low Operating Power 1.0mW

### Applications

- Sample and Hold (i.e. Low Leakage Switching)
- Op Amp Gain Switching (i.e. Low On Resistance)
- Portable, Battery Operated Circuits
- Low Level Switching Circuits
- Dual or Single Supply Systems

### Description

The HI-381 thru HI-390 series of switches are monolithic devices fabricated using CMOS technology and the Harris dielectric isolation process. These devices are TTL compatible and are available in four switching configurations. (See device pinout for particular switching function with a logic "1" input.)


These switches feature low leakage and supply currents, low and nearly constant ON resistance over the analog signal range, break-before-make switching and low power dissipation.

The HI-381 and HI-387 switches are available in a 14 lead Plastic, Ceramic DIP, or 10 pin Metal Can. The HI-384 and HI-390 are available in a 16 lead Plastic or Ceramic DIP. Each of the individual switch types are available in the -55 $^{\circ}C$  to +125 $^{\circ}C$ , -40 $^{\circ}C$  to +85 $^{\circ}C$ , or 0 $^{\circ}C$  to +75 $^{\circ}C$  operating ranges.

### Pinouts (Switch States are for a Logic "1" Input)


DUAL SPST HI-381  
TOP VIEWS

(CDIP, PDIP, SOIC)



LOGIC	SWITCH
0	OFF
1	ON


(METAL CAN)



\* The substrate and case are internally tied to V-. (The case should not be used as the V- connection, however.)


SPDT HI-387  
TOP VIEWS

(CDIP, PDIP, SOIC)




LOGIC	SW1	SW2
0	OFF	ON
1	ON	OFF

(METAL CAN)




\* The substrate and case are internally tied to V-. (The case should not be used as the V- connection, however.)

DUAL DPST HI-384 (CDIP, PDIP, SOIC)  
TOP VIEW



LOGIC	SW 1 - 4
0	OFF
1	ON

DUAL SPDT HI-390 (CDIP, PDIP, SOIC)  
TOP VIEW



LOGIC	SW1	SW2	SW3	SW4
0	OFF	OFF	ON	ON
1	ON	ON	OFF	OFF

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1993



## Specifications HI-381 thru HI-390

### Absolute Maximum Ratings

Voltage Between Supplies	44V (±22V)
Digital Input Voltage	+V <sub>SUPPLY</sub> +4V -V <sub>SUPPLY</sub> -4V
Analog Input Voltage	+V <sub>SUPPLY</sub> +1.5V -V <sub>SUPPLY</sub> -1.5V
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10s)	+300°C

### Thermal Information

Thermal Resistance	$\theta_{JA}$	$\theta_{JC}$
Ceramic DIP Package, 14 Lead	95°C/W	24°C/W
Ceramic DIP Package, 16 Lead	80°C/W	24°C/W
Plastic DIP Package, 14 Lead	100°C/W	-
Plastic DIP Package, 16 Lead	100°C/W	-
Plastic SOIC Package, 14 Lead	120°C/W	-
Plastic SOIC Package, 16 Lead	100°C/W	-
Metal Can Package	136°C/W	65°C/W
Junction Temperature		
Ceramic DIP		+175°C
Plastic DIP		+150°C
Plastic SOIC		+150°C
Metal Can		+175°C
Operating Temperature Range		
HI-3XX-2		-55°C to +125°C
HI-3XX-5		0°C to +75°C
HI-3XX-9		-40°C to +85°C

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Electrical Specifications** Supplies = +15V, -15V; V<sub>IN</sub> = Logic Input. VIN for Logic "1" = 4V, for Logic "0" = 0.8V, Unless Otherwise Specified.

PARAMETERS	TEST CONDITIONS	TEMP	HI-3XX-2			HI-3XX-5-9			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>SWITCHING CHARACTERISTICS</b>									
Break-Before-Make Delay, t <sub>OPEN</sub> (HI-387/HI-390 Only)		+25°C	-	60	-	-	60	-	ns
Switch On Time, t <sub>ON</sub>		+25°C	-	210	300	-	210	300	ns
Switch Off Time, t <sub>OFF</sub>		+25°C	-	160	250	-	160	250	ns
"Off Isolation"	(Note 5)	+25°C	-	60	-	-	60	-	dB
Charge Injection	(Note 6)	+25°C	-	3	-	-	3	-	mV
Input Switch Capacitance, C <sub>S(OFF)</sub>		+25°C	-	16	-	-	16	-	pF
Output Switch Capacitance, C <sub>D(OFF)</sub>		+25°C	-	14	-	-	14	-	pF
Output Switch Capacitance, C <sub>D(ON)</sub>		+25°C	-	35	-	-	35	-	pF
Digital Input Capacitance (High), C <sub>IN</sub>		+25°C	-	5	-	-	5	-	pF
Digital Input Capacitance (Low), C <sub>IN</sub>		+25°C	-	5	-	-	5	-	pF
<b>DIGITAL INPUT CHARACTERISTICS</b>									
Input Low Level, V <sub>INL</sub>		Full	-	-	0.8	-	-	0.8	V
Input High Level, V <sub>INH</sub>		Full	4	-	-	4	-	-	V
Input Leakage Current (Low), I <sub>INL</sub>	(Note 4)	Full	-	-	1	-	-	1	µA
Input Leakage Current (High), I <sub>INH</sub>	(Note 4)	Full	-	-	1	-	-	1	µA
<b>ANALOG SWITCH CHARACTERISTICS</b>									
Analog Signal Range		Full	-15	-	+15	-15	-	+15	V
On Resistance, R <sub>ON</sub>	(Note 1)	+25°C	-	35	50	-	35	50	Ω
		Full	-	40	75	-	45	75	Ω
Off Input Leakage Current, I <sub>S(OFF)</sub>	(Note 2)	+25°C	-	0.04	1	-	0.04	5	nA
		Full	-	1	100	-	0.2	100	nA
Off Output Leakage Current, I <sub>D(OFF)</sub>	(Note 2)	+25°C	-	0.04	1	-	0.04	5	nA
		Full	-	1	100	-	0.2	100	nA
On Input Leakage Current, I <sub>S(ON)</sub>	(Note 3)	+25°C	-	0.03	1	-	0.03	5	nA
		Full	-	0.5	100	-	0.2	100	nA

## Specifications HI-381 thru HI-390

**Electrical Specifications** Supplies = +15V, -15V;  $V_{IN}$  = Logic Input.  $V_{IN}$  for Logic "1" = 4V, for Logic "0" = 0.8V, Unless Otherwise Specified. **(Continued)**

PARAMETERS	TEST CONDITIONS	TEMP	HI-3XX-2			HI-3XX-5-9			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY CHARACTERISTICS</b>									
Current, I+	(Note 7)	+25°C	-	0.09	0.5	-	0.09	0.5	mA
		Full	-	-	1	-	-	1	mA
Current, I-	(Note 7)	+25°C	-	0.01	10	-	0.01	100	μA
		Full	-	-	100	-	-	-	μA
Current, I+	(Note 8)	+25°C	-	0.01	10	-	0.01	100	μA
		Full	-	-	100	-	-	-	μA
Current, I-	(Note 8)	+25°C	-	0.01	10	-	0.01	100	μA
		Full	-	-	100	-	-	-	μA

NOTES:

1.  $V_S = \pm 10V$ ,  $I_{OUT} = \mp 10mA$ . On resistance derived from the voltage measured across the switch under the above conditions.
2.  $V_S = \pm 14V$ ,  $V_D = \mp 14V$ .
3.  $V_S = V_D = \pm 14V$ .
4. The digital inputs are diode protected MOS gates and typical leakages of 1nA or less can be expected.
5.  $V_S = 1V_{RMS}$ ,  $f = 500kHz$ ,  $C_L = 15pF$ ,  $R_L = 1K$ ,  $C_L = C_{FIXTURE} + C_{PROBE}$  "off isolation" =  $20_{Log} V_S/V_D$ .
6.  $V_S = 0V$ ,  $C_L = 10,000pF$ , Logic Drive = 5V pulse. Switches are symmetrical; S and D may be interchanged.
7.  $V_{IN} = 4V$  (one input) (all other inputs = 0V).
8.  $V_{IN} = 0.8V$  (all inputs).

### Typical Performance Curves




FIGURE 1.  $R_{DS(ON)}$  vs  $V_D$  AND TEMPERATURE




FIGURE 2.  $R_{DS(ON)}$  vs  $V_D$  AND POWER SUPPLY VOLTAGE

Typical Performance Curves (Continued)




FIGURE 3. DEVICE POWER DISSIPATION vs SWITCHING FREQUENCY (SINGLE LOGIC INPUT)




FIGURE 4. OFF ISOLATION vs FREQUENCY




FIGURE 5.  $I_{S(OFF)}$  OR  $I_{D(OFF)}$  vs TEMPERATURE\*




FIGURE 6.  $I_{D(ON)}$  vs TEMPERATURE\*

\* The net leakage into the source or drain is the n-channel leakage minus the p-channel leakage. This difference can be positive, negative or zero depending on the analog voltage and temperature, and will vary greatly from unit to unit.




FIGURE 7. OUTPUT ON CAPACITANCE vs DRAIN VOLTAGE






FIGURE 8. DIGITAL INPUT CAPACITANCE vs INPUT VOLTAGE


Typical Performance Curves (Continued)




9A. TEST CIRCUIT




9B.  $V_{IN}$  LOGIC vs TIME




9C.  $V_{OUT}$  vs TIME




9D.  $V_{OUT}$  vs TIME



9E.  $V_{OUT}$  vs TIME



9F.  $V_{OUT}$  vs TIME



9G.  $V_{OUT}$  vs TIME

NOTE: If  $R_{GEN}$ ,  $R_L$  or  $C_L$  is increased, there will be proportional increases in rise and/or fall RC times.

FIGURE 9. TYPICAL DELAY, RISE, FALL, SETTLING TIMES AND SWITCHING TRANSIENTS

Typical Performance Curves (Continued)




FIGURE 10. SWITCHING TIME vs TEMPERATURE, HI-381 THRU HI-390




FIGURE 11. SWITCHING TIME vs NEGATIVE SUPPLY VOLTAGE, HI-381 THRU HI-390




FIGURE 12. SWITCHING TIME vs POSITIVE SUPPLY VOLTAGE, HI-381 THRU HI-390




FIGURE 13. INPUT SWITCHING THRESHOLD vs POSITIVE SUPPLY VOLTAGE, HI-381 THRU HI-390