HD6303X,HD63A03X, HD63B03X CMOS MPU (Micro Processing Unit)


The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301VI, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

FEATURES

- Instruction Set Compatible with the HD6301V1
- 192 Bytes of RAM
- 24 Parallel I/O Pins
 16 I/O Pins-Port 2, 6
 8 Input Pins-Port 5
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer input Capture Register x 1 Free Running Counter x 1 Output Compare Register x 2
- 8-Bit Reloadable Timer
 External Event Counter Square Wave Generation
- Serial Communication Interface
- Memory Ready
- Halt
- Error-Detection (Address Trap, Op-Code Trap)
- Interrupts . . . 3 External, 7 Internal
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode
 Sleep Mode
- Standby Mode
- Minimum Instruction Execution Time -0.5µs (f = 2.0 MHz)
- Wide Range of Operation


 $V_{cc} = \bar{3} \sim 6V \quad (f = 0.1 \sim 0.5 \text{ MHz}).$ $V_{cc} = 5V \pm 10\% \begin{bmatrix} f = 0.1 \sim 1.0 \text{ MHz}; \text{ HD6303X} \\ f = 0.1 \sim 1.5 \text{ MHz}; \text{ HD63A03X} \\ f = 0.1 \sim 2.0 \text{ MHz}; \text{ HD63B03X} \end{bmatrix}$

- PROGRAM DEVELOPMENT SUPPORT TOOLS
- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles



OHITACHI


86 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300



 Ittachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300
 87

2

BLOCK DIAGRAM



HITACHI

88

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 ~ +7.0	V
Input Voltage	Vin	$-0.3 \sim V_{\rm CC} + 0.3$	V
Operating Temperature	T _{opr}	0 ~ +70	°C
Storage Temperature	T _{stg}	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in}, V_{out}: V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{CC} = 5.0V±10%, V_{SS} = 0V, Ta = 0 ~ +70°C, unless otherwise noted.)

lterr	1	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{cc} -0.5	-		
Input "High" Voltage	EXTAL	VIH		V _{cc} x0.7	-	V _{CC} +0.3	V
	Other Inputs			2.0	-	. 0.0	
Input "Low" Voltage	All Inputs	VIL		-0.3	-	0.8	V
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁ , Port 5	l _{in}	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	-	1.0	μA
Three State (off-state) Leakage Current	A ₀ ~A ₁₅ , D ₀ ~D ₇ , RD, WR, R/W,Port 2,Port 6	_{TS1}	$V_{in} = 0.5 \sim V_{CC} - 0.5 V$	-	_	1.0	μA
			Ι _{ΟΗ} = -200μΑ	2.4	—	-	V
Output "High" Voltage	All Outputs	V _{он}	I _{OH} = -10µА	V _{cc} -0.7		_	V
Output "Low" Voltage	All Outputs	Vol	I _{OL} = 1.6mA	-		0.4	V
Darlington Drive Current	Ports 2, 6	-I _{он}	Vout = 1.5V	1.0	-	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	-	_	12.5	pF
Standby Current	Non Operation	¹ sтв		-	3.0	15.0	μA
			Sleeping (f = 1MHz**)	_	1.5	3.0	m/
		ISLP	Sleeping (f = 1.5MHz**)	-	2.3	4.5	m/
_			Sleeping (f = 2MHz**)	-	3.0	6.0	m/
Current Dissipation*			Operating (f = 1MHz**)		7.0	10.0	m/
		Icc	Operating (f = 1.5MHz**)	_	10.5	15.0	m/
			Operating (f = 2MHz**)		14.0	20.0	m/
RAM Standby Voltage		VRAM		2.0	-	-	V

*VIH min = VCC+1.0V, VIL max = 0.8V , All output terminals are at no load.

** Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max.

values about Current Dissipations at x MHz operation are decided according to the following formula;

typ. value (f = x MHz) = typ. value (f = 1MHz) x xmax. value (f = x MHz) = max. value (f = 1MHz) x x

(both the sleeping and operating)

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 89

• AC CHARACTERISTICS (V_{CC} = $5.0V \pm 10\%$, V_{SS} = 0V, T_a = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

BUS TIMING

			Test	н	D6303)	(н	D63A03	3X	н	D63B0	3X	Unit
ltern		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	011
Cycle Time		t _{cyc}		1		10	0.666	-	10	0.5	-	10	μs
Enable Rise Time		t _{Er}	1	-	-	25	-	-	25	-		25	ns
Enable Fall Time		ter	1	-	_	25	-		25	-	-	25	ns
Enable Pulse Width "H	tigh" Level*	PWEH	1	450	-	-	300	-		220	-	-	ns
Enable Pulse Width "L	ow" Level*	PWEL	1	450	-	-	300	-		220	-	-	ns
Address, R/W Delay T	ime*	t _{AD}	1	-	-	250	-	-	190		-	160	ns
Data Delay Time	Write	toow	1	-	-	200	-	-	160	-	-	120	ns
Data Set-up Time	Read	tose	F := 1	80		_	70	-	-	70	-	-	ns
Address, R/W Hold Ti	me*	t _{AH}	Fig. 1	80	-	-	50		-	35	-	-	ns
	Write*	t _{HW}	1	80	-	-	50	-	-	40	_	-	ns
Data Hold Time	Read	t _{HB}]	0		_	0	_		0	-		ns
RD, WR Pulse Width*		PWRW		450	-	-	300	-	-	220	-	-	ns
RD, WR Delay Time		tRWD	1	-	_	40	-	-	40	-	-	40	ns
RD, WR Hold Time		tHRW	1	_		30	-	_	30	-	-	25	ns
LIR Delay Time		toLR	1		-	200	- 1		160	-	-	120	ns
LIR Hold Time		THER]	10	-	_	10	-	-	10		-	ns
MR Set-up Time*		t _{SMR}		400	-		280	-	-	230			ns
MR Hold Time*		t _{HMR}	Fig. 2	_	-	90	-	-	40		-	0	ns
E Clock Pulse Width a	t MR	PWEMR		-	-	9	-	-	9	_	_	9	μ
Processor Control Set	up Time	t _{PCS}	Fig. 3, 10, 11	200	-	_	200	-	-	200	_	-	ns
Processor Control Ris	e Time	t _{PCr}	C = 2 - 2	_	-	100	-		100	-	-	100	n
Processor Control Fal	l Time	tPCf	Fig. 2, 3	-	_	100		-	100	_	-	100	ns
BA Delay Time		tBA	Fig. 3	_		250	-	_	190	_	-	160	ាន
Oscillator Stabilizatio	n Time	tRC	Fig. 11	20		-	20	-	-	20	- 1		m
Reset Pulse Width		PWRST	1	3	-	_	3	_	-	3	-	-	t _{cv}

* These timings change in approximate proportion to t_{CVC} . The figures in this characteristics represent those when t_{CVC} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

			C	Test	н	D6303	x	н	D63A03	зx	н	D63B0	3X	Unit
lte	m		Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	
Peripheral Data Set-up Time	Port	s 2, 5, 6	t _{PDSU}	Fig. 5	200		_	200	-	-	200	-	-	ns
Peripheral Data Hold Time	Port	s 2, 5, 6	1 _{PDH}	Fig. 5	200	-	_	200			200	-	-	ns
Delay Time (Enal Negative Transition Peripheral Data V	on to	Ports 2, 6	t _{PWD}	Fig. 6	_	-	300	-	-	300	-		300	ns

OHITACHI

90

TIMER, SCI TIMING

		_	Test	н	D6303	x	н	D63A03	3X	H	D63B03	sx	Unit
It	tem	Symbol	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Timer 1 Input	t Pulse Width	1PWT	Fig. 8	2.0	_	-	2.0		-	2.0	-	-	teye
	Enable Positive Timer Output)	ttod	Fig. 7	-	-	400		-	400	-	-	400	ns
SCI Input	Async. Mode	Ι.	Fig. 8	1.0	-	-	1.0	-	-	1.0		-	t _{cyc}
Clock Cycle	Clock Sync.	t _{Scyc}	Fig. 4, 8	2.0	-		2.0	-	_	2.0		-	t _{cyc}
SCI Transmit Time (Clock S	•	t _{txd}		-	_	200	-	-	200	_	-	200	ns
SCI Receive D Time (Clock S	•	1 _{SRX}	Fig. 4	290	-	-	290	_	-	29 0	-	-	ns
SCI Receive D (Clock Sync.	Data Hold Time Mode)	t _{HRX}		100	-	_	100	-		100	_	-	ns
SCI Input Clo	ock Pulse Width	t _{PWSCK}		0.4	-	0.6	0.4	-	0.6	0.4	_	0.6	tScyc
Timer 2 Inpu	t Clock Cycle	t _{tcyc}	1	2.0	-	-	2.0	-	-	2.0	-		t _{cyc}
Timer 2 Inpu Width	t Clock Pulse	tрwtck	Fig. 8	200		-	200	-	-	200	-	-	ns
Timer 1•2, SC Rise Time	CI Input Clock	t _{CKr}		-	-	100		-	100	-	-	100	ns
Timer 1-2, SC Fall Time	CI Input Clock	tckf]	-		100		-	100		-	100	ns

2

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

91






Figure 2 Memory Ready and E Clock Timing

OHITACHI


92 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300








2.4V is high level when clock output.





MPU Write E 0.8V tpwd 2.4V 0.8V Data Valid P20~P27 P60 ~ P67 (Outputs)

Figure 5 Port Data Set-up and Hold Times (MPU Read)



OHITACHI




Figure 10 Interrupt Sequence

HITACHI

94 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 11 Reset Timing

FUNCTIONAL PIN DESCRIPTION


Vcc, Vss

 V_{CC} and V_{SS} provide power to the MPU with $5V\pm10\%$ supply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two VSS pins should be tied to ground.

XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.





EXTAL pin can be drived by the external clock of 45 to 55% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows an example of the crystal interface. The crystal and CL1, CL2 should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

2

STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

(1) Latch the value of the mode program pins; MP_0 and MP_1 .

- (2) Initialize each internal register (Refer to Table 3).
- Set the interrupt mask bit. For the CPU to recognize the (3)maskable interrupts IRQ, , IRQ2 and IRQ3, this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses (SFFFE, SFFFF) into the program counter and start the program from this address. (Refer to Table 1).
 - *The MPU is usable to accept a reset input until the clock

🕲 HITACHI

becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the IRQ mentioned below, the instruction being executed at $\overline{\text{NMI}}$ signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the \overline{NMI} , the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from FFFC and FFFDto transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) After reset start, the stack pointer should be initialized on an appropreate memory area and then the falling edge should be input to NMI pin.

Interrupt Request (IRQ₁, IRQ₂)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins, $\overline{IRQ_1}$ and $\overline{IRQ_2}$, also as port pins P_{s0} and P_{s1} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₃). IRQ₃ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Priority	Ve	ctor	Laters at
Priority	MSB	LSB	Interrupt
Highest	FFFE	FFFF	RES
+	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	IRO,
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCE (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	ĪRQ ₂
Lowest	FFFO	FFF1	SIO (RDRF+ORFE+TDRE)

Table 1 Interrupt Vector Memory Map

OHITACHI




Figure 13 Interrupt Circuit Block Diagram

Mode Program (MP₀, MP₁)

To operate MPU, MP_0 pm should be connected to "High" level and MP_1 should be connected to "Low" level (refer to Fig. 15).

Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

• RD, WR

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF canacitance.

Memory Ready (MR; P₅₂)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal is in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to $9 \,\mu s$ can be stretched.

During internal address space access or nonvalid memory

access. MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as P_{52} , an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

Halt (HALT; P53)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA (P_{74}) "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

- (Note) 1 Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.
 - 2. When power is supplied with the condition that HALT is "low", MCU cannot sometimes release the reset condition, even if RESET becomes "High". HALT should be low before RESET rises up.

Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303X doesn't make BA "High" under the same condition. But if the HALT becomes

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 97

"Low" when the CPU is in the interrupt wait state after having executed the WAI, the <u>CPU</u> makes BA "High" and releases the buses. And when the HALT becomes "High", the CPU returns to the interrupt wait state.


PORT

The HD6303X provides three I/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Port	Port Address	Data Direction Registe				
Port 2	\$0003	\$0001				
Port 5	\$0015	-				
Port 6	\$0017	\$0016				

Port 2

An 8-bit input/output port. The data direction register (DDR) of port 2 controls the I/O state. It provides two bits;



Port 5

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and HALT.

Port 6

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF capacitance. A reset clears the DDR of port 6. In addition, it can produce ImA current when $V_{out} = 1.5V$ to drive directly the base of Darlington transistors.

BUS

● D₀~D₇

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.

• A₀~A₁₅

These pins are address bus and can drive one TTL load and 90pF capacitance respectively.

bit 0 decides the I/O direction of P_{20} and bit 1 the I/O direction of P_{21} to P_{27} ("0" for input, "1" for output).

Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P_{20} automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register

7	6	5	4	3	2	1	0	_
	-	_	-	-	-	DDR 1 - 7	DDR O	\$0001

A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF capacitance. In addition, it can produce 1mA current when $V_{out} = 1.5V$ to drive directly the base of Darlington transistors.




Figure 14 Port Block Diagram

RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register

7 6	5	4	3	2	1	0	
STBY PWR	E —	-	HLTE	MRE	IRQ2 E	IRQ) E	\$ 0014

Bit 0, Bit 1 IRQ1, IRQ2 Enable Bit (IRQ1E, IRQ2E)

When using P_{50} and P_{51} as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P_{52} as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is pro-

HITACHI

hibited and P_{52} can be used as 1/O port. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P_{53} as an input for Halt signal, write "1" in this bit. When "0", the halt function is prohibited and P_{53} can be used as I/O port. This bit becomes "1" during reset.

(Note) When using P_{52} and P_{53} as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after the reset.

Notice that memory ready and halt function is enable till MRE and HLTE bit is cleared.

Bit 4, Bit 5 Not Used.

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. This bit can be written "1" or "0" by software. When RAM is in disable condition (= logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby

mode and the on-chip RAM data is valid.




Figure 15 Operation Mode

MEMORY MAP

The MPU can address up to 65k bytes. Fig. 16 gives memory map of HD6303X, 32 internal registers use addresses from "00" as shown in Table 3.

Table 3	Internal	Register
---------	----------	----------

Address	Registers	R/W***	Initialize at RESET
00	-		
01	Port 2 Data Direction Register	W	\$FC
02*		_	-
03	Port 2	R/W	Undefined
04*	-	-	-
05	_	-	-
06*		_	
07*	_	-	-
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
08	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
OE	Input Capture Register ("Low")	R	\$00
OF	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	w	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	Ŕ	_
16	Port 6 Data Direction Register	w	\$00

(continued)

99

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2

www.chipdocs.com

Address	Registers	R/W***	Initialize at RESET
17	Port 6	R/W	Undefined
18*	-		-
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
18	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	S FF
1D	Timer 2 Up Counter	R/W	\$00
1E	-	_	-
16**	Test Register	_	

Table 3 Internal Register

* External Address.

** Test Register. Do not access to this register.

R : Read Only Register

W : Write Only Register R/W : Read/Write Register




Figure 16 HD6303X Memory Map

TIMER 1

The HD6303X provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configurated as follows (refer to Fig. 18).

- Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

 Free-Running Counter (FRC) (\$0009 : 000A) The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).




Figure 17 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to SFFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to begin the comparison after setting the 16-bit value valid in the register and to inhibit the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to SFFF8.

 For data write to the FRC or the OCR. 2-byte transfer instruction (such as STX etc.) should be used.

Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition

🕲 HITACHI

100 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

www.chipdocs.com Be sure to visit ChipDocs web site for more information.

generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.


In order to input the external input signal to the edge detecter, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by the external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occured between the FRC and the OCR 1 (OCF1)
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.



- Bit 0 OLVL1 Output Level 1
 - OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2.
- Bit 1 IEDG Input Edge
 - This bit determines which edge, rising or falling, of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.
 - IEDG=0, triggered on a falling edge
 - ("High" to "Low")
 - IEDG=1, triggered on a rising edge
- ("Low" to "High") Bit 2 ETOI Enable Timer Overflow Interrupt When this bit is set, an internal interrupt (IRQ3) by
 - TOI interrupt is enabled. When cleared, the interrupt is inhibited.
- Bit 3 EOCI1 Enable Output Compare Interrupt 1
- When this bit is set, an internal interrupt (IRQ_3) by OC11 interrupt is enabled. When cleared, the interrupt is inhibited.
- Bit 4 EICI Enable Input Capture Interrupt
- When this bit is set, an internal interrupt (IRQ3) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter increments from SFFFF by 1. Cleared when the counter's upper byte (\$0009) is ready by the CPU after the TCSR1 read.
- Bit 6 OCF1 Output Compare Flag 1 This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing

to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read.

- Bit 7 ICF Input Capture Flag
 - This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.

Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

- Bit 5 A match has occured between the FRC and the OCR2 (OCF2).
- Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.
- Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

Timer Control/Status Register 2

7	6	5	4	3	2	۱	0	
ICF	OCF1	OCF2	-	EOCI2	0.VL 2	QE2	OEI	\$000F

Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically. 2

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

- Bit 2 OLVL2 Output Level 2 OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.
- Bit 3 EOC12 Enable Output Compare Interrupt 2 When this bit is set, an internal interrupt (IRQ3) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.
- Bit 4 Not Used
- Bit 5 OCF2 Output Compare Flag 2
 - This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2. (\$0019 or \$001A) after the TCSR2 read.
- Bit 6 OCF1 Output Compare Flag 1
- Bit 7 ICF Input Capture Flag OCF1 and ICF addresses are partially decoded. The CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.
 - Both the TCSR1 and TCSR2 will be cleared during reset.
- (Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 101

www.chipdocs.com Be




Figure 18 Timer 1 Block Diagram

TIMER 2

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows: Control/Status Register 3 (7 bit) 8-bit Up Counter Time Constant Register (8 bit)

Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. It is always compared with the counter,

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOSO and TOSI of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

• Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written. The followings are each pin descriptions.

Timer Control/Statut Popistor 2

Timer Control/Status Register 3								
7	6	5	4	3	2	1	0	
CMF	ECMI	-	T2E	TOSI	TOSO	CKS1	скѕо	\$001B

C HITACHI




Figure 19 Timer 2 Block Diagram

- Bit 0 CKS0 Input Clock Select 0
- Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.

Table 4 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1+	External clock

* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1

Bit 2 TOSO Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOSI are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

* When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

- When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4) is input to the up counter. (Note) P_{26} outputs "0" when T2E bit cleared and timer 2 set
- in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Not Used Bit 5

ECMI Enable Counter Match Interrupt Bit 6

When this bit is set, an internal interrupt (IRQ3) by CMI is enabled. When cleared, the interrupt is inhibited. Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "O" by software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 103

2

SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfers data synchronizing with the serial clock.

The SCI consists of the following registers as shown in Fig. 20 Block Diagram:

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

- 1) Write a desirable operation mode into each corresponding control bit of the RMCR.
- 2) Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

Asynchronous Mode

An asynchronous mode contains the following two data formats

1 Start Bit + 8 Bit Data + 1 Stop Bit

1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

1 Start bit + 8 Bit Data + 2 Stop Bit is also transferred

Data transmission is enabled by setting TE bit of the TRCSR. then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1 : CC0 = 10, the internal bit rate clock is provided at $P_{2\,2}$ regardless of the values for TE or RE. Maximum clock rate is $E \div 16$.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at sixteen times (16×) the desired bit rate, but not greater than E.

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303X SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P22, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode




Figure 20 Serial Communication Interface Block Diagram


Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.



Transmit data is output from a falling edge of a synchronous clock to the next falling edge.

· Receive data is latched at the rising edge.

Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P_{22} is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts receiving the next data. So RDRF should be cleared with P_{22} "High"

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

Transmit/Receive Control Status Register (TRCSR) (\$0011)

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset, Each bit functions as follows.

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 105

2

Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wu	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ_3) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ_3 is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

(Note) TDRE should be cleared in the transmittable state after the TE set.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set by hardware when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR every-time to clear each bit.


Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial	V	0:
--	---	----

 Baud Rate 	 Data Format
 Clock Source 	• Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register



Bit 0	SS0]	
Bit 1	SS1	Speed Select
Bit 5	SS2	

These bits control the baud rate used for the SCI. Table 6 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

Bit 2 CC0 Bit 3 CC1 Clock Control/Format Select* Bit 4 CC2

These bits control the data format and the clock source (refer to Table 8).

* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU sets port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

OHITACHI

106 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 6 SCI Bit Times and Transfer Rates

1) A	synch	ronous	Mode			
		T	XTAL	2.4576MHz	4 OMHz	4.9152MHz
SS2	SS1	sso	Ε	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E÷16	26 µs 38400Baud	16µs 62500Baud	13 µs/76800Baud
ō	0	1	E÷128	208 µs/4800Baud	128µs/7812.5Baud	104.2 µs/9600Baud
0	1	0	E÷1024	1.67ms/600Baud	1.024ms 976.6Baud	833.3µs 1200Baud
ō	1	1	E÷4096	6.67ms/150Baud	4.096ms 244.1Baud	3.333ms 300Baud
1	_			*	*	+

* When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

Baud Rate =
$$\frac{f}{32 (N+1)}$$

 $\begin{pmatrix} f: \text{ input clock frequency to th} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{cases}$

(2) Clocked Synchronous Mode *

			XTAL	4 OMHz	6.0MHz	8.0MHz
SS2	SS1	sso	E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E÷2	2µs bit	1.33µs/bit	1µs bit
0	Ō	1	E÷16	16µs bit	10,7 <i>µ</i> s⊬bit	8µs bit
0	1	0	E÷128	128µs/bit	85.3µs/bit	64 us bit
ō	1	1	E÷512	512µs/bit	341 µs./bit	256µs bit
1		_	_	* *	**	**

* Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC $\sim 1/2$ system clock.

** The bit rate is shown as follows with the TCONR as N.

Bit Rate (μ s/bit) = $\frac{4 (N+1)}{f}$ $\begin{pmatrix} f: \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$

XTAL Baud Rate (Baud)	2.4576MHz	3.6864MHz	4 OMHz	4.9152MHz	8.0MHz
110	21*	32.	35*	43*	70.
150	127	191	207	255	51'
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5	_	7	12
9600	1	2	_	3	
19200	0		_	1	
38400	-			0	

Table 7 Baud Rate and Time Constant Register Example

* E/8 clock is input to the timer 2 up counter and E clock otherwise.

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 107

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	h	L
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSR	
0	1	1	8-bit data	Asynchronous	External	Input	bit 3 is used as a s	erial input.
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	}	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**		
1	1	0	9-bit data	Asynchronous	Internal	Output*	When the TRCSR	
1	1	1	9-bit data	Asynchronous	External	Input	bit 4 is used as a s	erial output.

Table 8 SCI Format and Clock Source Control

* Clock output regardless of the TRCSR, bit RE and TE.

Bit 6 TD8 Transmit Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

Bit 7 RD8 Receive Data Bit 8

When selecting 9-bit data format in the asynchronous mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

PRECAUTION 1

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ($V_{CC} < 4.5V$), the clock-output of case 1 may transfer to case 3.

** Not used for the SCI.

PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.


	Set condition	Clear condition
TDRE	 TDR → transmit shift register (asynchronous) Transmit shift register is empty. (clock-synchronous) RES = 0 	When writing to TDR after TRSCR read, with TDRE = 1, TDRE is cleared.


If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)





TIMER, SCI STATUS FLAG

Table 9 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

As for Timer 1 and Timer 2 status flag, if the set and reset condition occur simultaneously, the set condition is prior to the reset condition. But in case of SCI control status flag, the reset condition has priority. Especially as for OCF1 and OCF2 of Timer 1, the set signal is generated periodically whenever FRC matches OCR after the set, and which can cause the unclear of the flag. To clear surely, the method is necessary to avoid the occurence of the set signal between TCSR Read and OCR write. For example, match the OCR value to FRC first, and next read TCSR, and then write OCR at once.

		Set Condition	Reset Condition
	ICF	FRC \rightarrow ICR by edge input to P ₂₀ .	 Read the TCSR1 or TCSR2 then ICRH, when ICF=1 RES=0
	OCF1	OCR1=FRC	Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 RES=0
Timer 1	OCF2	OCR2=FRC	Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 RES=0
	TOF	FRC=\$FFFF+1 cycle	 Read the TCSR1 then FRCH, when TOF=1 RES=0
Timer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF = 1 2. RES=0
	RDRF	Receive Shift Register → RDR	1. Read the TRCSR then RDR, when RDRF = 1 2. RES=0
	ORFE	 Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1 	 Read the TRCSR then RDR, when ORFE = 1 RES=0
SCI	TDRE	 Asynchronous Mode TDR → Transmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES=0 	Read the TRCSR then write to the TDR, when TDRE=1 (Note) TDRE should be reset after the TE set.

Table 9	Timer	1.	Timer	2	and	SCI	Status	Flag
---------	-------	----	-------	---	-----	-----	--------	------

(Note) 1. → ; transfer

2. For example; "ICRH" means High byte of ICR

LOW POWER DISSIPATION MODE

The HD6303X provides two low power dissipation modes; sleep and standby.

Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt, \overline{RES} or \overline{STBY} ; it goes to the reset state by \overline{RES} and the standby mode by \overline{STBY} . When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

Standby Mode

The HD6303X stops all the clocks and goes to the reset state with STBY "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the STBY and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by \overline{NMI} . Then disable the RAME bit of the RAM control register and set the STBY PWR bit to go to the standby mode. If the STBY PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.

OHITACHI




Figure 22 Standby Mode Timing

TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the systemburst caused by noise or a program error.

٠ Op Code Error

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

٠

Address Error When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write (Note) The TRAP interrupt provides a retry function different-

ly from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

INSTRUCTION SET

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction' set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added

- The followings are explained here.
- CPU Programming Model (refer to Fig. 23)
- Addressing Mode

- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
- Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- Op Code Map (refer to Table 14)

Programming Model

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

CPU Addressing Mode

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time

🕲 HITACHI

becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3-byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3-byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction. (Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.

CLI SEI	CLI NOP SEI	CLI NOP NOP SEI
		•
	•	
	•	•
•	•	•
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

2

O HITACHI

Operations	Mnemonic							Idres	sing	Mo	des						_	1	Con		ion gist		ж
		IN	1ME	D	0	RE	ст	1	NDE	x	EX	ΤE	ND	IN	PL	ED	Boolean/ Arithmetic Operation	5	4	3	-	-	1
		OP	-	#	OP	· ~	#	0		#	OP	~		OP				н	1	N	+	+	~
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3	+	Ť	\dagger	A + M- A	1:	•	1.	tī	+	
	ADD8	CB	2	2	DB	3	2	EB	4	2	FB	4	3	1	+	+•	8 + M - B		•	:	ī	1	
Add Double	ADDD	C3	3	3	03	4	2	E3	5	2	FJ	5	3	1	+	+	A : B + M : M + 1 - A : B			1:	ti	-	-
Add Accumulators	ABA		1	1		\uparrow	1	+	t	+	<u>†</u>	+	+	18	11	11	+	1		Ŧ	1	-	Η
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3		1	Ť	A+M+C-A	1		÷	1:	t	
	ADCB	C9	2	2	09	3	2	E9	4	2	F9	4	3	+	1-	+	B + M + C → B	ti	-	1	;	1	
AND	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3	+	+	+	A·M → A	÷	•	1	:	F	-
	ANDB	C4	2	12	D4	3	2	E4	4	2	F4	4	+-	+	+	+	B·M → B	+		1:	1;	T _R	-
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3	<u>+</u>	+	+-	A·M	┼╴	•		+	h	-
	817 8	C5	2	2	DS	13	2	ES	4	2	FS	+	13	+	+	+.	B·M	-		1	1		-
Clear	CLR	+	+	t	+ -	+-	f-	6F	5	2	7F	5	3	+	+	+-	00 → M	+		R	t S	1a	· .
	CLRA	1	┢─	+	+	+	t	-	ť	+		+-	Ļ,	AF	÷	1	00 - M	+	•	_	_	-	_
	CLAB	+	\uparrow	<u>†</u>	+	+	ϯ	t	+	t	+	<u>+</u>	+	5F	1	+	00 - A	+	•	R	S	R	-
Compare	CMPA	81	2	2	91	3	2	AI	4	2	Bt	4	3	+	+'	+ <u>+</u>	A - M	+	Ļ	<u> </u>	s		<u> </u>
-	CMPB	CI	2	2	D1	3	2	EI	4	2	F1	4	3	+	+	+	B - M	+	•	1	1	1	
Compare		+"'	ŀ	÷.	+	+-	f	<u> </u>	╞	ť	F '	-	+-	+	+ -	+-		•	•	1	1	1	ļ
Accumulators	СВА	_	↓	ļ		↓_	L	 -	L-	-	 		Ļ	11	1	1	A - B	•	٠	:	:	1	
Complement, 1's	COM		ļ	į.	L_	+	Ļ	63	6	2	73	6	3			1.	- M → M	٠	٠	:	1	R	ī
	COMA		ļ	 		1	↓		Į	_			ļ	43	1	1	Ā → A	•	•	1	:	R	1
	COMB	 	↓	L_	L		Ļ.,							53	1	1	8 → 8	•	٠	t	1	R	1
omplement, 2's	NEG		┢	1	L	-	ļ	60	6	2	70	6	3		L		00 - M → M	•	•	1	1	Ð	5
Negate)	NEGA	_	↓			⊢	ļ		L	L	 .			40	1	1	00 - A → A	•	•	+	:	Ð	>
	NEGB	_	_	ι.	Í	Į	L		L					50	1	1	00 - B → B	•	٠	;	1	Ð	1
Secimal Adjust, A	DAA					ł								19	2	1	Converts binary add of BCD characters into BCD format	•	•	:	1	ŧ	1
Decrement	DEC	Γ	Γ			1		6A	6	2	7A	6	3	t	ŧ	†	M - 1 - M	•	•	1	:	6	,t
	DECA		1			1			1				1	4A	1	11	A - 1 → A	•	•	1	1	•	-
	DECB													5A	1	1	B - 1 → B	+		1	1	Đ	
xclusive OR	EORA	88	2	2	98	3	2	A8	4	2	88	4	3		+	÷.		•			:	R	-
Í	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		†	+	B (→ M→ B	•	_	H	-	R	1
ncrement	INC	t -						6C	6	2	7C	6	3		† · –	┥	M+1 → M	+ +	-	÷	:	6	+
ľ	INCA	t							-			-		4C		÷	A + 1 → A	+ +	_	÷	•	9 6	_
f	INCB	† · ·		·			-					-	-	5C	÷.,	÷.,	B + 1 → B	+	-	+++++++++++++++++++++++++++++++++++++++	•	9	_
oad	LOAA	86	2	2	96	3	2	A6	4	2	B 6	4	3		<u> </u>	÷	M → A	+ +			_	B	+
ccumulator	LDAB	C6	2	2	D6		2	E6	4	2	F6	4	3			┝─	M - 8	+ +		:			╀
oad Double	LDD	cc	3	3	DC	4	-	EC	5	2		-	3			\vdash	M + 1 → B, M → A	•	-+	+	+	R	
ultiply Unsigned	MUL									-				3D	7		A x B + A . B	┟╌┤	4	-	·		ł
R. Inclusive	ORAA	84	2	2	9A	3	2	AA	4	2	BA	4	3			·	A×B→A B A+M→A	+ +	-	- +	•	•	ľ
-	ORAB	CA		+	DA		-	EA				-	3			ب					· 1	R	ŀ
ush Data	PSHA		-	-		· -	4		-	-		-	-	75	_	-	B + M - B			_		R	Ŀ
	PSHB			+			-+		- +	+		+	+	36	4		A → Msp, SP - 1 → SP	+ +		-+	•	•	Ľ
uli Deta	PULA				+	-	+		-+	-	-+	-+		37	4	1	B → Msp, SP - 1 → SP	∔ ً∔	-	-+	•	•	Ŀ
					+	-+	+	- 1	\rightarrow		+	-+	\rightarrow	32	3	1	SP + 1 → SP, Msp → A	+ -+	-	-	•	٠	Ŀ
otate Left	PULB ROL		+	-+	+		-+		+	-+	-+	+	+	33	3	1	SP + 1 → SP, Msp → B	+-+	-	-	-	٠	ŀ
		- +		-+			+	69	6	2	79	6	3		_		M)		_	_	_	۲	Ľ
F	ROLA		-+		-+		\downarrow	+	-+			_	_	49	1	'	▲┤╙╔╇╔┯┯┯┲╔╇╶				_	0	
otate Right	ROLB		_			-	\downarrow		_			_	_	59	1	1	8 C 57 50	•	•	:	1	0	ħ
	ROR							66	6	2	76	6	3	- [1	ſ	¥		•	t T	: 1	9	ħ
	RORA		-+	· +	+		- +			- +	+	+-	-+	46	1				_	<u> </u>			

Table 10 Accumulator, Memory Manipulation Instructions

(Note) Condition Code Register will be explained in Note of Table 13.

(continued)

Distance (Construction)

		Γ				,	dd	ressi	ng N	hod	e ş							C			n C ster	ode	1
Operations	Mnemonic	IM	MET	5	DIR	EC	r T	IN	DEX		EXT	EN	D	IMF	LIE	Ъ	Boolean/ Arithmetic Operation	5	4	3	2	1	0
		OP	~	- 1	OP	~	*	OP	-	#	OP	~	#	OP	~	*		н	1	N	z	×	c
Shift Left	ASL	t	Π					68	6	2	78	6	3				M)	٠	٠	1		6	1
Arithmetic	ASLA	1												48	1	1		•	•	1		0	Ľ
	ASLB	1	\square						· ·				_	58	1	1	B C b7 b0	•	•	\$	1	0	1
Double Shift Left, Arithmetic	ASLD													05	۱	1		•	•	:		6	
Shift Right	ASR	-	1					67	6	2	77	6	3				M	•	•	1		6	
Arithmetic	ASRA	1	1								Ι			47	1	1		•	•	1		0	ł
	ASRB	1	Γ					[57	1	1		•	•	1		6	ļ
Shift Right	LSR	1						64	6	2	74	6	3		L	↓_		•	•	R		6	1
Logical	LSRA		1							Γ		1		44	1	1		•	•	R	L	-	Ŧ
	LSAB	1		1										54	11	1	• • • • • • • • • • • • • • • • • • •	•	•	R	t	6	ł
Double Shift Right Logical	LSRD			I										04	1	1	0	•	•	R		6	1
Store	STAA		Τ		97	3	2	A7	4	2	87	4	3		1.		A → M	•	•	1	1		4
Accumulator	STAB	- T	T	Γ	07	3	2	E7	4	2	F7	4	3		4		B → M	•	•	1	1	R	ł
Store Double Accumulator	STD				00	4	2	ED	5	2	FD	-	3			1	A → M B → M + 1	•	+	1	1	R	-
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	BO	+	3			+-	A - M → A	•	+	$\frac{1}{1}$	÷	$\frac{1}{1}$	+
	SUBB	00	-	-	DO	3	2	EO	-	+	FO	+	+-	+	∔	+	B - M → B	╡	+	ti	+ i	+-	-
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	83	5	3	+	+-	-	A.B-M:M+1→A:B	+	+-	÷	÷	÷	-
Subtract Accumulators	SBA								1			-		10	1	1	$A - B \rightarrow A$ $A - M - C \rightarrow A$	•	.	‡ 1	1	+	
Subtract	SBCA	82	_	-	92	3	2	AZ		-	+	-	+-	-	+	╉	A - M - C → A B - M - C → B	-	-	+-	-	- -	_
With Carry	SBCB	C2	2	2	02	3	2	E2	4	2	F2	4	13		+	+1			-	+	-	-+	_
Transfer	TAB	<u> </u>	+	┢	+	+-	┢	+		╉	-+	+	+	16	+	+			+-	+	+	-	ĩ
Accumulators	TBA	+	+	+	-	+-	+	+	+ -	+	+	4	3	-	ť	+	M - 00	1.	-	+	+	+	ĩ
Test Zero or	TST	- -	+	+	+	-	+	60	4	2	70	' ª	+	40	+	╈		+.			-+	-+-	ī
Minus	TSTA		+	+-	+	+-	╋	+	+	+	+	+	-+-	40	-	+		1.	-	+	-	+-	ī
	TSTB		4-	+-	+	+	+	+	1 7		+	+	+	196	+	ť	M-IMM-+M		t.		+	+-	- 1
And Immediate	AIM	-	+-		71	_	_			-	3		+	+	+	╉	M+IMM +M		-	-+-	-	-	
OR immediate	OIM		+	+	72		-	-	-	+-		-	+	-+	+	+	M+IMM -M	-	-+-	+	-	-+-	-
EOR Immediate	EIM	_	+	+	75	-	-	-	-	-+	3	-+	+	+	+	+-	M timm +M	+		+	-	+	-
Test immediate	TIM				78	3 4	1 3	3 6	B 5	5 3	3	1			1		NI · 11/11/1		1	1.	. 1.	· 1'	-

Table 10 Accumulator, Memory Manipulation Instructions

(Note) Condition Code Register will be explained in Note of Table 13.

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 113

www.chipdocs.com

Additional Instruction

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

AIM
$$(M) \cdot (IMM) \rightarrow (M)$$

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM
$$(M) + (IMM) \rightarrow (M)$$

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM
$$(M) \bigoplus (IMM) \rightarrow (M)$$

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

 $TIM \ldots (M) \cdot (IMM)$

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

 $XGDX \dots (ACCD) \leftrightarrow (IX)$

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DIS-SIPATION MODE" for more details of the sleep mode.

Table 11	Index Register,	Stack	Manipulation	Instructions
----------	-----------------	-------	--------------	--------------

B							Ad	dress	ing	Мо	des						Boolean/	(diti Reg			de
Pointer Operations	Mnemonic	IM	ME	D.	01	RÉ	ÇТ	IN	DE	x	EX	TEN	1D	IMI	LI	ΕĐ	Arithmetic Operation	5	4		2		T
		OP	- 1	*	OP	~	#	OP	[-	#	OP	~		OP	~	#		H	t i	Ň	z	tv	
Compare Index Reg	CPX	8 C	3	3	90	4	2	AC	5	2	BC	5	3	<u> </u>	1	1	X-MM+1	1.	•	1.	1	+	-
Decrement Index Reg	DEX		1-	1	<u>†</u>	1	1		+	1	<u> </u>	t-	+	09	1	1	X – 1 → X	+-		÷	t.	÷	+
Decrement Stack Pntr	DES	+	1	†		†	1	-	1	† -		† -	†	34	tī	t,	SP - 1 → SP				÷	÷	t
Increment Index Reg	INX	1	†	1		†	1-		$^{+}$	+	1	+	†	08	1	ti	X+1-+X	-	-	-	ŀ.	Ē	£
increment Stack Pntr	INS	+	†	+	<u>†</u>		1		<u>† </u>	† –		t	+	31	1	t;	SP + 1 → SP	+	-	-	ŀ	-	£
Load Index Reg	LDX	CE	з	3	DE	4	2	EE	5	2	FE	5	3		┟╧	+-	$M \rightarrow X_{H_{1}} (M+1) \rightarrow X_{L}$	-	<u> </u>	0	1		-
Load Stack Pntr	LDS	86	3	3	9E	4	2	AE	5	2	BE	5	3		+-	t-	M→ \$P _H . (M+1)→ SP _L		-	0	+	F	-
Store Index Reg	STX	1	-		DF	4	2	EF	5	2	FF	5	3		\vdash	 	$X_H \rightarrow M, X_L \rightarrow (M+1)$			0	÷	R	+
Store Stack Potr	ST\$	1	1	t	9F	4	2	AF	5	2	BF	5	3			╞──	SPH - M, SPL - (M+1)			6	÷	R	4
Index Reg - Stack Potr	TXS	1	-	*		†	<u>†</u>				+	t	t	35	i	÷	X - 1 - SP		-	F	-		ť
Stack Pntr -+ Index Reg	TSX	†				•	+					╉╴╼	- 1	30	1	1	SP + 1 → X		-	-	-	-	Ł
Add	ABX	1	-			•		-				+ −-		3A	1	1	B + X → X	++	-	•	-	•	Ł
Push Data	PSHX	1					†							3C	5		XL - Mp. SP - 1 - SP			-	-	-	£
															-		X _H → M _{BD} , SP - 1 → SP	-			-	-	Г
Pull Data	PULX						+ - 1	• · · ·				•		38	4	1	$SP + 1 \rightarrow SP, M_{SD} \rightarrow X_H$			•	-		Ł
																	SP + 1 → SP, M _{BD} → XL		-		-		1
xchange	XGDX									-				18	2				-	-	-		┞

(Note) Condition Code Register will be explained in Note of Table 13.

O HITACHI

		1					Ad	dress	ng l	Mod	jes							C			on (iste		је ——
Operations	Mnemonic	REL	ATI	VE	DIF	EC	т	IN)E)	(EXT	EN	D	IMP	LIE	D	Branch Test	5	4	3	2	1	0
		OP	~		OP	~	#	OP	~	#	OP	~	#	O٩	~	*		н	'	-	Z	V	1
Branch Always	BRA	20	3	2						I							None	•	•	•	•	٠	ľ
Branch Never	BBN	21	3	2	i												None	<u>+•</u>	٠	٠	•	•	Ľ
Branch If Carry Clear	BCC	24	3	2					1								C = 0	•	٠	٠	•	•	ľ
Branch If Carry Set	BCS	25	3	2										i_ l			C = 1	!	•	•	•	•	∔
Branch If = Zero	BEQ	27	Э	2								-	1	i			2 = 1	•	•	•	•	•	ŧ
Branch If > Zero	BGE	2C	3	2	1				i								N ⊕ V ≠ 0		•	•	•	•	+
Branch If > Zero	BGT	2E	3	2								1		1			Z + (N ⊕ V) - 0	•	•	•	•	•	ļ
Branch If Higher	вні	22	3	2	1		1					1	Γ	1			C + Z = 0	•	•	•	•	•	1
Branch If < Zero	BLE	2F	3	2	+	•	1						1				Z + (N ⊕ V) = 1	•	•	•	•	•	
Branch If Lower Or Same	BLS	23	3	2	1	!						:		i			C + Z = 1	•	•	•	•	ŀ	+
Branch If < Zero	BLT	20	3	2	1												N (+) V = 1	•	•	•	•	<u>i*</u>	ĺ
Branch If Minus	BMI	28	3	2	+	1	+						1	:			N = 1	•	•	•	<u>}•</u>	•	
Branch if Not Equal Zero	BNE	26	3	2	Γ	1	-			: :	l İ						2 = 0	•	•	•	•	•	-
Branch If Overflow Clear	BVC	28	3	2	1	1		ĺ		1			ļ		.		V = 0	•	•	•	•	•	-
Branch If Overflow Set	BVS	29	3	2	1	+	1	1				Ι	Ţ	1	÷		V = 1	-	•	•	+•	ļ.	+
Branch If Plus	BPL	2A	3	2		1	1	Ι			I	i	1.			L	N = 0	•	•	•	•	•	╡
Brench To Subroutine	BSR	8D	5	2				Ţ				T	i					•	•	•	1.	1.	j
Jump	JMP		+	+	<u>† </u>	t	1	6E	3	2	7E	3	3	1	1.	i -		•	•	•	•	•	į,
Jump To Subroutine	JSR		1	1	90	5	2	AD	5	2	BD	6	3	Ι.	1	1		•	•	•	•	•	4
No Operation	NOP	1	†	T		t						!		01	1	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI	-	1	Ť		1			ľ					3B	10	1	-			-	٩		
Return From Subroutine	RTS			+	i	ĺ								39	5	1	-	•	•	•	•	•	
Software Interrupt	SWI	1-	T	T	1	Τ	Τ		L				ſ	ЗF	12	1	-	•	s	+	-	+	-
Wait for Interrupt*	WAI		T		T				T			Ĺ		3E	9	1		•	Q) •	1.	1.	•
Sleep	SLP		+-	+	+	1	1	1	T	T-	1		T	1A	4	1	T	•]•	•			

Table 12 Jump, Branch Instructions

(Note) * WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 13.

2

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 115

Table 13 Condition Code Register Manipulation Instructions

		Addre	ssingl	Viodes		C	ondit	ion (lode	Regis	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	Το
		OP	~	*		н	1	N	z	1 v	1 c
Clear Carry	CLC	00	1	1	0 → C		•		-		R
Clear Interrupt Mask	CLI	0E	1	1	0 - 1	•	8		t .		+
Clear Overflow	CLV	0A	1	1 1	0 → V		•			R	÷
Set Cerry	SEC	OD	1	1	1 → C		-		-	<u> </u>	-
Set Interrupt Mask	SEI	OF	1		1 - 1		s	-	1-		1.
Set Overflow	SEV	OB	1	+ <u>i</u> +	1 → V		3	-	-	-	+
Accumulator A -+ CCR	TAP	06	1,	11	A- CCR			_ 0		3	L . .
CCR -+ Accumulator A	TPA	07	1				-			F	Π.

LEGEND

OP Operation Code (Hexadecimal)

- Number of MCU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- Boolean Inclusive OR **Boolean Exclusive OR**
- € M Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte ≃ Zero

CONDITION CODE SYMBOLS н

Half-carry from bit 3 to bit 4 Interrupt mask

- Ν
- Negative (sign bit) z
- Zero (byte) v
- Overflow, 2's complement С
- Carry/Borrow from/to bit 7
- R Reset Always
- s Set Always
- Set if true after test or clear \$
- Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000? 1
- 2 (Bit C) Test: Result + 00000000?
- (**3**) (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set) 4 (Bit V)
- Test: Operand = 10000000 prior to execution? 5
- (Bit V) Test: Operand = 01111111 prior to execution?
- 6 (Bit V) Test: Set equal to NO C = 1 after the execution of instructions
- (Bit N) Test: Result less than zero? (Bit 15=1) 7
- (All Bit) 8 Load Condition Code Register from Stack
- Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state. 9 (Bit I)
- (All Bit) 10 Set according to the contents of Accumulator A. 11
- (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 14 OP Code Map

Ō	P					ACC	ACC	IND	EXT		ACCA	or SP		Ţ	ACCE	3 or X		-7
co	DE	L		-			8	mu.	DIA	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
\searrow	11	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110		
LO	\geq	0	1	2	3	4	5	6	† ,	8	9	. A	в	c	Ď	ε	F	
0000	0		SBA	BRA	TSX		N	G	*				S	JB				
1000	1	NOP	CBA	BRN	INS			A	IM					MP				
0010	2			ВНІ	PULA			۰ o	мм		· • • • • • • • • • • • • • • • • • • •		e i en anno	BC		· · — · —		
0011	5			BLS	PULB		cc	M			SU	BD		· · ·		DD		
0100	4	LSRD		BCC	DES		LS	SA .					Af	ND			•	-
0101	5	ASLD		BCS	TXS			E	IM .				8					
0110	6	TAP	TAB	BNE	PSHA		RC	R										
0111	7	TPA	TBA	BEQ	PSHB		AS	SR		~		STA		<u> </u>	·	STA		-
1000	8	INX	XGDX	BVC	PULX		AS	ŝl,			• • • • • • •		EC					
1001	9	DEX	DAA	BVS	RTS		RC	DL	1				A					
1010	A	CLV	SLP	BPL	ABX		DE	c					0					-
1011	B	SEV	ABA	BMi	RTI				IM				AC			· · ··-		+
1100	с	CLC		BGE	РЅнх		IN	c —			C P	×						+
1101	D	SEC		BLT	MUL		TS	т		8SR		JSR	+			STD		-
1110	E	CLI		BGT	WAI 1	/			MP					<u> </u>	LÖ			4
1111	F	SEI		BLE	SWI	~	ci					STS						+
	• • •	0		2	3			· ···	• <u> </u>	≤ 1	9	A 1	- <u></u> ,	<u>c</u> +	D	STX		

UNDEFINED OP CODE

* Only each instructions of AIM, OIM, EIM, TIM

CHITACHI

116 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

CPU OPERATION

CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ1, IRQ2, IRQ3, HALT and STBY control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

Operation at Each Instruction Cycle

Table 16 shows the operation at each instruction cycle. By the pipeline control of the HD6303X, MULT, PUL, DAA and XGDX instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one ----- op code fetch to the next instruction op code.

Table 15 CPU Operation State and Port State

Port	Reset	STBY***	HALT	Sleep	
$A_0 \sim A_7$	н	Т	т	н	
Port 2	т	Т	Keep	Keep	
$D_0 \sim D_7$	т	т	т	Т	
$A_8 \sim A_{15}$	Н	Т	Т	н	
Port 5	т	Т	т	Т	
Port 6	Ť	т	Keep	Keep	
Control Signal	•	т	**	•	

H ; High, L ; Low, T ; High Impedance • RD, WR, R/W, LIR = H, BA = L

•• RD, WR, R/W = T, LIR, BA = H

*** E pin goes to high impedance state





Figure 24 CPU Operation Mode Transition

2

HITACHI



HITACHI

118 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

	Mode &	Cycles	Cycle =	Address Bus	R∕₩	RD	WR	LIR	Data Bus
MMEDIA	TE								
ADC	ADD	1 .	1	Op Code Address + 1	1	0	1	1	Operand Data
AND	BIT	1	2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2							
LDA	ORA								
SBC	SUB								
ADDD	CPX		1	Op Code Address + 1	1 1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	: 1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address + 3	1	0	1	0	Next Op Code
ADC	ADD		1 1	Op Code Address + 1	1 1	0	ī	1	Address of Operand (LSB)
ADC AND	BIT		2	Address of Operand	1	ŏ	1	1	Operand Data
AND CMP	EOR	3	3	Op Code Address + 2	1	ŏ	1	0	Next Op Code
	ORA	1	3	Op code Address i z		-			
	-		Į						1
SBC	SUB	+	+	Op Code Address + 1	1	0	1	1	Destination Address
SIA		3	2	Destination Address	0	1	0	1	Accumulator Data
	3	3	Op Code Address + 2	1	Ó	1 1	0	Next Op Code	
ADDD	CPX	+	1 1	Op Code Address + 1		0	1	+	Address of Operand (LSB)
LDD			2	Address of Operand	1	ō	1	1	Operand Data (MSB)
	SUBD	4	3	Address of Operand + 1	1	0	1 1	1	Operand Data (LSB)
LUX	3060		4	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS	. +	+	On Code Address + 1	1	0	1	1	Destination Address (LSB)
STX	313		2	Destination Address	1 0	1 1	0	1 1	Register Data (MSB)
31.4		4	3	Destination Address + 1	Ō	1	0	1	Register Data (LSB)
		•	Ă	Op Code Address + 2	1	0	1	0	Next Op Code
JSR	• • • • • •	+	+	Op Code Address + 1	· + · ··	0	1	1	Jump Address (LSB)
Jan			2	FFFF	1	1	1	1 1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		Ĭ	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM			1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
		4	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
ÂM		-+	+	Op Code Address + 1	i	0	1	1	Immediate Data
OIM	÷		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
0.11		_	3	Address of Operand	. 1	0	1	1	Operand Data
		6	4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address + 3	1	0	1	0	Next Op Code

Table 16 Cycle-by-Cycle Operation

HITACHI

Address Mode & Instructions	Cycles	Cycle ≇	Address Bus	R∕₩	RD	WR	LIR	Data Bus
NDEXED								
JMP	1	1	Op Code Address + 1	1 1	0	1	1	Offset
	3	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC ADD		1	Op Code Address+1	1	0	1	1	Offset
AND BIT		2	FFFF	1	1	1 1	1	Restart Address (LSB)
CMP EOR	4	3	IX + Offset	1	0	1	1	Operand Data
LDA ORA	-	4	Op Code Address+2	1	0	1	0	Next Op Code
SBC SUB								
TST								
STA		1	Op Code Address + 1	1	0	1	1	Offset
	4	2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX + Offset	0	1	0	1	Accumulator Data
		4	Op Code Address+2	1	0	1	0	Next Op Code
ADDO		1	Op Code Address + 1	!	0	1	1	Offset
CPX LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS LDX	5	3	IX + Offset		0	1	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	0	1	1	Operand Data (LSB)
STD STS	I	5	Op Code Address + 2	1	0	1	0	Next Op Code
		1	Op Code Address + 1	1	-	1	1	Offset
STX		2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	IX + Offset	0	1	0	1	Register Data (MSB)
	1 1	4	IX+Offset+1	0	o	0	1 0	Register Data (LSB)
JSR	<u>↓</u>		Op Code Address + 2 Op Code Address + 1	1	0		-	Next Op Code
124		2	Vp Code Address + 1 FFFF		1	1	1	Offset
	5	∡ 3	Stack Pointer		1	1 0	1	Restart Address (LSB)
	1 1	4	Stack Pointer – 1	0	1	0	1	Return Address (LSB)
		5	IX + Offset	1	ò	1	0	Return Address (MSB)
ASL ASR	• • • • • • •	1	Op Code Address + 1		0	1-1		First Subroutine Op Code Offset
COM DEC		2	FFFF		1	1	1	Restart Address (LSB)
INC LSR	{ }	3	IX + Offset	1	ò	1	1	Operand Data
NEG ROL	6	4	FFFF	1	1	1	i	Restart Address (LSB)
ROR		5	IX + Offset	ò	1	ò	í	New Operand Data
		6	Op Code Address + 2	1	o	ĭ	ò	Next Op Code
TIM	1 1	1	Op Code Address + 1	1-1-1	ō		1	Immediate Data
	!	2	Op Code Address + 2	1	ŏ	i	1	Offset
	5	3	FFFF	1	1	i	1	Restart Address (LSB)
		4	IX + Offset	1	0	1	1	Operand Data
		5	Op Code Address + 3	1	0	1	ò	Next Op Code
CLR		1	Op Code Address + 1	1 1	0	1	1	Offset
		2	FFFF	1 1	t	1	1	Restart Address (LSB)
	5	3	X + Offset	1 1	0	1	1	Operand Data
		4	IX + Offset	0	1	0	1	00
		5	Op Code Address+2	1	0	1	0	Next Op Code
AIM EIM		1	Op Code Address + 1	1	0	1	1	Immediate Data
01 M		2	Op Code Address + 2	1	0	1	1	Offset
		3	FFFF	1 1	1 -	1	1	Restart Address (LSB)
	7	4	IX + Offset	1	0	1	1	Operand Data
		5	FFFF	1	1	1	1	Restart Address (LSB)
		6	IX + Offset	0	1	0	1	New Operand Data
		7	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)

OHITACHI

120

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Address Mode & Instructions	Cycles	Cycle #	Address Bus	RW	RD	ŴŔ	LIR	Data Bus
KTEND								
JMP	T	1 1	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
214IL	3	2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
	Ĭ	3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TS	r +		Op Code Address + 1	1	0	1	1	Address of Operand (MSB
AND BIT		2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSB)
CMP EOR	4	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA SBC SUB		4	Op Code Address + 3	1	0	1	0	Next Op Code
STA		+ 1	Op Code Address + 1	1 1	0	1	1	Destination Address (MSB
STA		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
	4	3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD		$+\overline{i}$	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
CPX LDD		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD	Ĭ	4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
3060		5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS		$\frac{1}{1}$	Op Code Address + 1	1	Ó	1	1	Destination Address (MSE
STX		2	Op Code Address + 2	1	0	1	1	Destination Address (LSB
517	5	3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
JSR		+	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
Jan		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
	6	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR		+	Op Code Address + 1	1	0	1	1	Address of Operand (MS
COM DEC		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSE
INC LSR		3	Address of Operand	1	0	1 1	1	Operand Data
NEG ROL	6	4	FFFF	1	1	1	1	Restart Address (LSB)
ROR	1	5	Address of Operand	0	1	0	1	New Operand Data
non	1	6	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		1 1	Op Code Address + 1	1	Ő	1	1	Address of Operand (MS
ULA		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSI
	5	3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address + 3	1	0	1	0	Next Op Code

2

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 121

www.chipdocs.com Be sure to visit ChipDocs

Downloaded from Datasheet.su

Be sure to visit ChipDocs web site for more information.

			#	Address Bus	R∕₩	RD	WR	LIR	Data Bus
ABA									•
	ABX	T	1	Op Code Address + 1	1 1	0	1	0	Next Op Code
ASL	ASLD			•				Ŭ	
ASR	CBA								
CLC	CLI								
CLR	CLV								
сом	DEC								
DES	DEX								
INC	INS								
INX	LSR	1							
LSRD	ROL								
ROR	NOP								
SBA	SEC	1 1							
SEI	SEV				1				
ТАВ	TAP								
TBA	TPA								
TST	TSX								
TXS									
DAA	XGDX		1	Op Code Address + 1	1	0	1	0	Next Op Code
		2	2	FFFF	1 1	1	1	1	Restart Address (LSB)
PULA PULB	PULB	<u>† − − +</u>	1	Op Code Address + 1		ö		- <u>.</u>	Next Op Code
		3	2	FFFF	i	1		1	
			3	Stack Pointer + 1	i	ò		1.	Restart Address (LSB)
PSHA	SHA PSH8	├ ─── 	1	Op Code Address + 1	1 1	0	<u>'</u>		Data from Stack
JUNA	1 3110		2	FFFF	1	-		1	Next Op Code
		4	3			1	1	1	Restart Address (LSB)
			- 1	Stack Pointer	0	1	0	1	Accumulator Data
			4	Op Code Address + 1	1	0	1 1	0	Next Op Code
PULX			1	Op Code Address + 1	17	0	1	0	Next Op Code
		4	2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
	1 1	4	Stack Pointer+2	1	0	1	1	Data from Stack (LSB)	
PSHX			1	Op Code Address + 1	1 1	0	1	1	Next Op Code
			2	FFFF	1 1	1 [1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Index Register (LSB)
		1	4	Stack Pointer - 1	0	1	ō i	- i	Index Register (MSB)
			5	Op Code Address + 1	1	0	ĩ	ò	Next Op Code
RTS		<u>├</u>	-1	Op Code Address + 1	1 1	ŏ		1	
		1 1	2	FFFF	1	1		1	Next Op Code
		5	3	Stack Pointer + 1	1	ò	11		Restart Address (LSB)
		2	4		4			1	Return Address (MSB)
				Stack Pointer + 2	1	0	1	1	Return Address (LSB)
		├ ─── - ▲	5	Return Address		0	1	0	First Op Code of Return Routin
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFF F	1 1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1 1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	,	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)

(Continued)

O HITACHI

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R∕₩	RD	WR	1 IR	Data Bus
MPLIED								
WAI	T	11	Op Code Address + 1	1	0	1		Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
	1	4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer – 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer-5	0	1	0	1	Accumulator B
		9	Stack Pointer 6	0	1	0	1	Conditional Code Register
RTI		1	Op Code Address + 1	1	0			Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1	0	1	1	Accumulator B
	10	5	Stack Pointer + 3	1	0	1	1	Accumulator A
		6	Stack Pointer + 4	1	0	!!	!	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1 !	Return Address (MSB) Return Address (LSB)
		9	Stack Pointer + 7	1	0	1	1	
		10	Return Address	1	0	1	0	First Op Code of Return Routin
SWI	-	1	Op Code Address + 1	1	0	1	1	Next Op Code Restart Address (LSB)
		2	FFFF	1	1	1		Return Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (MSB)
		4	Stack Pointer – 1	0	1	0		Index Register (LSB)
		5	Stack Pointer - 2	0	1	0		Index Register (MSB)
	12	6	Stack Pointer - 3	0	1	-		Accumulator A
	1 '*	7	Stack Pointer - 4	0	1	0		Accumulator B
		8	Stack Pointer ~ 5	0		0		Conditional Code Register
		9	Stack Pointer - 6	0	0	1 i		Address of SWI Routine (MSE
		10	Vector Address FFFA	1	0			Address of SWI Routine (LSB)
		11	Vector Address FFFB	1	0		l ó	First Op Code of SWI Routine
		12	Address of SWI Routine	-+	1-0	+ +	1	Next Op Code
SLP	_[1	Op Code Address + 1					Restart Address (LSB)
		2	FFFF			1 1		Hestall Address (200)
	4	Sleep				1		
	1				1 1			
								Restart Address (LSB)
		3	FFFF					Next Op Code
		4	Op Code Address + 1	<u>'</u>			1	I meat op door
RELATIVE					-1	T 1		Branch Offset
BCC BCS	T _	1	Op Code Address + 1	1	0	1 1	1 1	Branch Unset

RELATI				Op Code Address + 1	1	0	1	1	Branch Offset
BĈC	BCS			-,					Restart Address (LSB)
BEQ	BGE	3	2	FFFF	•	' '		l '	
BGT	BHI		3	Branch Address Test="1"	1	0	1	0	First Op Code of Branch Routin
BLE	BLS		3	1 Op Code Address + 1 - Test = "0"		Ť			Next Op Code
BLT	BMT			1 1					<u>.</u>
BNE	BPL		1						1
				1		1			
BRA	BRN		!						
BVC	B∨S						L		
BSR		1	1	Op Code Address + 1	1	0	1	1	Offset
0.011			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Å	Stack Pointer - 1	Ó	1	0	1	Return Address (MSB)
			5	Branch Address	ĩ	0	1	0	First Op Code of Subroutine

OHITACHI

WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 26. Place the crystal and C_L as close to the HD6303X as possible.




Figure 26 Warning concerning board design of oscillation circuit






Figure 27 Example of Oscillation Circuits in Board Design

RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303X is shown in Table 17.

Note: SCI = Serial Communication Interface





WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 28.




Figure 28 MAC function during WA1

O HITACHI






Figure 29 Program to wait for interrupt

WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 30.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 30 RES circuit

OHITACHI