Advanced ACPI Controller IC Datasheet

Release Date: July, 2007

Version: 0.25P



F72568 Datasheet Revision History

Version	Date	Page	Revision History
0.20P	Nov.2005	2	Preliminary version
0.21P	2005/12/20	-	Added schematic
0.000		1	Correct the description relative to Vref
0.22P	2006/9	4	Correct pin description, PIN 16
0.23P	2006/10	20	Application circuit updated
0.040	2007/2	15	PLED, SLED register description
0.24P	2007/3	20	Application circuit updated
0.25P	2007/7	19	Update company address

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Fintek for any damages resulting from such improper use or sales.




Table of Contents

1	GE	NERAL DESCRIPTION	1
2	FE	ATURE	1
2	DIA	CONFIGURATION & BLOCK DIAGRAM	2
3			
4	SIN	IPLIFIED POWER SYSTEM DIAGRAM	3
5	PIN	DESCRIPTION	3
6	FU	NCTIONAL DESCRIPTION	7
		ACPI STATE	
	5.1	ACPI STATE	
	5.2		
	5.3	SOFT-START	
	5.4	REFERENCE VOLTAGE	
6	5.5	UNDER VOLTAGE PROTECTION	
6	5.6	OVER CURRENT PROTECTION.	
6	5.7	ACCESS INTERFACE	
7	RE	GISTER DESCRIPTION.	
7	7.1	REGISTER — INDEX 01H.	10
7	7.2	PWM_VRAM_11, PWM_VRAM_10 Fine tune Voltage Register—Index 02h	
7	7.3	REGISTER — INDEX 03H.	11
7	7.4	PWM_VTT_10, PWM_VTT_11 Fine tune Voltage Register — Index 04h	
7	7.5	REGISTER — INDEX 05H.	11
7	7.6	LR_PCIE_10, LR_PCIE_11 Fine tune Voltage Register—Index 06h	12
7	7.7	REGISTER — INDEX 07H.	12
7	7.8	LR3_10, LR3_11 Fine tune Voltage Register — Index 08h	13
7	7.9	LRPCIE_11, LR3_11 Fine tune Voltage Register—Index 09h	13
7	7.10	PLED ACPI Frequency setting Register — Index 0AH	14
7	7.11	PLED ACPI Frequency setting Register — Index 0Bh	
7	7.12	SLED ACPI Frequency setting Register — Index 0Ch	15
7	7.13	Under Voltage, Over Current Enable Protection Register — Index 10h	15
7	7.14	Register — Index 11H.	
8	EL	ECTRICAL CHARACTERISTIC	17
9	OR	DERING INFORMATION	18



10	PACKAGE DIMENSIONS (48LQFP)	. 19
11	APPLICATION CIRCUIT	20





1 General Description

The F72568 is a fully compliant ACPI controller IC specific for Intel CPU platform. Used with an ATX power supply, this chip integrates synchronous PWM controller and regulator, several linear controllers, switching signals, monitoring and control function into 48 pin LQFP package. Its operation mode (sleep or active) is selectable through some control signals. The F72568 provides 3 switching signals which can generate 5V_{DUAL}, 5V_{USB} & 3.3V_{DUAL} etc. The F72568 can also provide 6 linear controllers including VCCVID output with power good signal. This chip integrates a charge pump engine to provide higher driving voltage for appropriate gate during standby. On the other hand, this chip offers current limiting that protect each PWM outputs, and provides soft-start for linear controller to avoid rush current. The power LED is programmable and compliant with PC2001. Moreover, this high-performance chip integrates I²C interface to adjust VRAM, VTT, LR_PCIE, and LR_3 output. This chip is in 48pin LQFP package and powered by 5VSB.

2 Feature


- ♦ ACPI compliant sleep state control
- Provide 3 switching controlled signals for 5V_{DUAL}, 5V_{USB} and 3.3V_{DUAL}
- Programmable 5V_{DUAL}/5V_{STR}/5V_{CC} for USB device wake up
- ◆ Provide 6 linear controller and typically use for
 - -- 1 channel for Dual power
 - -- 1 channel for PCI_E power
 - -- 3 channels for 0.8~5V voltage requirement
 - -- 1.2V VCCVID with VID_GD signal output
- Provide one PWM controller for DDR V_{DDO}
- ◆ Provide one PWM regulator for CPU/GMCH VTT termination
- 1 PWROK input signal(typically from ATXPWOKIN) and 1 PWROK output signal


1

- Provide resume reset signal(RSMRST#)
- Programmable power LED control
- Provide V_{REF} and VSB9V voltage for generating different voltage use
- ◆ Power up soft-start and under-voltage monitoring for the linear regulators
- Over current protection(OCP) on both PWM controller and regulator
- Integrate I²C interface
- ◆ Provide V_{REF}/1.25V
- 48 pin LQFP package and 5VSB operation



3 Pin Configuration & Block Diagram






2



4 Simplified Power System Diagram



5 Pin Description

I/OD_{12ts} - TTL level bi-directional pin. Open-drain schmitt trigger output with 16 mA sink capability

OUT₅ - Output pin with 5 mA source-sink capability

OD₁₂ - Open-drain output pin with 12 mA sink capability

 $\mathsf{OD}_{\mathsf{16}}$ - Open-drain output pin with 16 mA sink capability

OD₂₄ - Open-drain output pin with 24 mA sink capability

INts - TTL level input pin and schmitt trigger

AIN - Input pin(Analog)

AOUT - Output pin(Analog)

P - Power



♦ Power Pins

PIN NO	PIN NAME	TYPE	DESCRIPTION
10	VSB5V		
19	GND		
30	GND		
32	VSB5V		Power pins
42	GND	P	
44	VBAT		
46	VCC3V		
16	VCC_PWM		VRAM_UGATE and VRAM_LGATE signal power, commend to connect to 12Vcc

Reset & Power Good & Control signal

PIN NO	PIN NAME	TYPE	PWR	DESCRIPTION
48	FAULT#	IN _{ts}	VCC3V	Error input signal for power off.
1	PWOKIN	1N _{ts}	VSB5V	Power Good Schmitt Trigger input signal. Typically connected to ATX power good.
2	PS_ONIN#	IN _{ts}	VSB5V	Normal power control signal input.
3	S5#	1N _{ts}	VSB5V	A low active ACPI control signal governing the S5 state. Typically connected to chipset S5# signal.
9	VID_GD	OD ₁₂	VSB5V	This pin is the open drain output of the VCCVID power good comparator.
43	RSMRST#	OD ₁₂	VBAT	As VSB come in, this pin will generate RSMRST# signal output which is delayed 66ms as VSB arrives at 3.3V
45	PWOK	OD ₁₆	VBAT	Power Good output signal.
47	TURBO#	IN _{ts}	VCC3V	Enable adjustable power signal.

♦ Switching Signal & Linear/PWM Controller

PIN NO	PIN NAME	TYPE	PWR	DESCRIPTION
11	VTT_PWM	OUT ₅	VSB5V	External buffer PWM control output signal
12	VTT_FB	AIN	VSB5V	External buffer PWM feedback signal
13	COMP	AOUT	VSB5V	Output of the error amplifier used to compensate the feedback loop of the PWM controller.
14	VRAM_FB	AIN	VSB5V	VRAM PWM feedback signal
15	VRAM_OPS	AOUT/AIN	VSB5V	VRAM PWM current protection signal
17	VRAM_LGATE	AOUT	VCC_PWM	VRAM PWM low gate control signal
18	VRAM_UGATE	AOUT	VCC_PWM	VRAM PWM up gate control signal
20	VTT_OPS	AOUT/AIN	VSB9V	External buffer PWM current protection signal
21	VID_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. VID_SEN and VID_DRV act as a linear regulator and generate voltage



1			-	F/200
				for S0 state power.
22	VID CEN	AINI	VCDEV	Sense the voltage of linear regulator. VID_SEN and VID_DRV act as a
22	VID_SEN	AIN	VSB5V	linear regulator and generate voltage for S0 state power.
24	LR3_SEN	AIN	VSB5V	Sense the voltage of linear regulator. LR3_SEN and LR3_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0
				sate power.
25	LR3_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. LR3_SEN and LR3_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0 sate power.
26	LR2_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. LR2_SEN and LR2_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0 sate power.
27	LR2_SEN	AIN	VSB5V	Sense the voltage of linear regulator. LR2_SEN and LR2_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0 sate power.
33	LR1_SEN	AIN	VSB5V	Sense the voltage of linear regulator. LR1_SEN and LR1_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0 sate power.
34	LR1_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. LR1_SEN and LR1_DRV act as a linear regulator and generate voltage for standby or STR power. Default for standby power. If VIN is main power, it can generate voltage for S0 sate power.
35	VPCIE_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. VPCIE_SEN and VPCIE_DRV act as A linear regulator and generate voltage for S0 state power.
36	VPCIE_SEN	AIN	VSB5V	Sense the voltage of linear regulator. VPCIE_SEN and VPCIE_DRV act as a linear regulator and generate voltage for S0 state power.
37	DAUL3V_SEN	AIN	VSB5V	Sense the voltage of linear regulator. VDUAL3V_SEN and VDUAL3V_DRV act as an adjustable linear regulator and this regulator is typically incorporated with VCCGATE to generate dual voltage.
38	DUAL3V_DRV	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. VDUAL3V_SEN and VDUAL3V_DRV act as an adjustable linear regulator and this regulator is typically incorporated with VCCGATE to generate dual voltage.
39	VCCGATE	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET. This pin is incorporated with pin38 and 39 (DUAL3V_DRV+DUAL3V_SEN) to generate dual 3.3V voltage. Besides, this pin can be incorporated with pin41 (USBGATE) to generate USB voltage. Incorporated with pin 42 (DUALGATE) to generate dual 5V voltage.
40	USBGATE	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET.

5



				Incorporated with pin 40 (VCCGATE) to generate USB voltage.
41	DUALGATE	AOUT	VSB9V	Connect this pin to the gate of a suitable N-channel MOSFET.
41	DUALGATE	AOUT		Incorporated with pin 40 (VCCGATE) to generate dual 5V voltage.

♦ Charge Pump

PIN NO	PIN NAME	TYPE	PWR	DESCRIPTION
28	СР	P	VSB9V	Charge pump output (9V nominal). Decouple this pin with 1uF ceramic capacitor. VSB9V power output.
29	C2	AOUT	VSB9V	Positive end of charge pump capacitor
31	C1	AOUT	VSB5V	Negative end of charge pump capacitor. Connect a 1uF ceramic capacitor between C1 and C2

♦ Power LED

PIN NO	PIN NAME	TYPE	PWR	DESCRIPTION
6	PLED	OD ₂₄	VSB5V	Power LED. Can be programmed by setting register
7	SLED	OD ₂₄	VSB5V	Suspend LED. Can be programmed by setting register

♦ Others

PIN NO	PIN NAME	TYPE	PWR	DESCRIPTION
4	SCLK	IN _{ts}	VSB5V	I ² C serial bus clock (Address 5Eh)
5	SDATA	I/OD _{12ts}	VSB5V	I ² C serial bus data
8	VREF	AOUT	VSB5V	Provide 1.25V reference voltage
23	SS	AIN	VSB5V	Soft-Start. Connect this pin to a small ceramic capacitor to determine the soft-start rate. The value of capacitor is bigger, the slew rate is slower.



6 Functional Description

6.1 ACPI state

The Advanced Configuration and Power Interface (ACPI) is a system for controlling the use of power in a computer. It lets computer manufacturer and user to determine the computer's power usage dynamically.

There are three ACPI states that are of primary concern to the system designer and they are designated S0, S3 and S5. S0 is a full-power state and in this state, the computer is being actively used. The other two are called sleep states and reflect different power consumption when power-down. S3 is a state the processor is powered down but the last state is being stored in memory which is still active. S5 is a state that memory is off and the last state of the processor has been stored to the hard disk. Take S3 and S5 as comparison, since memory is fast, the computer can quickly come back to full-power state. But the disk is slower than the memory, the computer takes longer time to come back to full-power state. However, since the memory is off, S5 draws the minimal power comparing to S0 and S3.

It is anticipated that only the following state transitions may happen: $S0 \rightarrow S3$, $S0 \rightarrow S5$, $S5 \rightarrow S0$, $S3 \rightarrow S0$ and $S3 \rightarrow S5$. Among them, $S3 \rightarrow S5$ is illegal transition and won't be allowed by state machine. In order to get to S5 from S3, it is necessary to enter S0 first. As for transition $S5 \rightarrow S3$ will occur only as an immediate state during state transition from $S5 \rightarrow S0$. It isn't allowed in the normal state transition.

6.2 Charge pump

The F72568 incorporated with an embedded charge pump to provide higher driving voltage. Pin 29(CP) supports 10mA driving current and ensures 9V output voltage or above. In main operation, the VSB9V signals of F72568 are run from the +12V supplied by ATX power which also supplies to other MOSFET gates. However, during standby state, the +12V will be off and it needs to provide power to the chip and the appropriate gates. Therefore F72568 incorporated with a free running charge pump. As shown in schematic, there is a capacitor connected between C1 and C2 of the F72568 acts as a charge pump with internal diodes. The 12V input must has a serial diode to prevent back-feeding the charge pump to the +12V main when in standby. It also needs a bypass capacitor connected with 12V input line to filter high-frequency noise.

7



6.3 Soft-start

SS of the F72568 acts as soft-start function. As shown in schematic, a ceramic capacitor is attached between this pin and ground. When power is first applied to the chip, a constant current is applied from the pin into an external capacitor, linearly ramping up the voltage. This ramp in turn controls the internal reference of F72568 providing a soft-start for linear controller. As for switches, they must be either on or off in the system therefore soft-start has no effect on them. It is important to know soft-start is not an enable signal; pulling it low will not be sure to turn off all outputs. But if there are appropriate signals asserted, the switches will be turn on at once. The actual state of F72568 on power up will be determined by the controlled input signal. And the soft-start is effective only during power on.

6.4 Reference voltage

The pin9 (VREF) is an output pin that is driven by a small output buffer to provide the 1.25V reference voltage to other devices in the system.

6.5 Under Voltage Protection

If the FB voltage drops below 0.5V, a fault signal is generated. When under voltage condition occurs, the related linear controller will shut down.

6.6 Over Current Protection

Sense the low-side MOSFET's $R_{DS\;(ON)}$ to set over-current trip point. Connect a resistor (R_{OCSET}) from this pin to the PHASE to set the over-current trip point. R_{OCSET} , an internal 40µA current source, and the lower MOSFET on resistance, $R_{DS\;(ON)}$, set the converter over-current trip point (I_{OCSET}) according to the following equation:

$$Iocset = \frac{40uA \times Rocset - 0.4V}{R_{DS(ON)} \text{ of the lower MOSFET}}$$

8


If over current occurs, the F72568 will shut down the PWM




6.7 Access Interface

The F72568 can be connected to a compatible 2-wire serial system Management Bus (SMBus) as a slave device under the control of the master device, using two device terminals SCLK and SDATA. The controller can provide a clock signal to the device SCLK pin and read/write data from/to the device through the device SDATA pin. The address default is 0x5E(0101_1110) and the operation of device to the bus is described with details in the following sections.


(a) SMBus write to internal address register followed by the data byte



(b) Serial bus write to internal address register only



(c) Serial bus read from a register with the internal address register prefer to desired location



9



7 Register Description.

7.1 Register — Index 01h

Reserved register. Do not write the reserced register to avoid the mis-action, please.

7.2 PWM_VRAM_11, PWM_VRAM_10 Fine tune Voltage Register — Index 02h

Bit	Name	R/W	Default	Description
7:4	PWMVRAM_11	RW	3	According to Turbo1hardware pin setting to fine tune PWM_VRAM reference voltage. If Turbo = 1, the PWM_VRAM Voltage table is set by Register 02h bit 7:4. 0000: 0.74V
3:0	PWMVRAM_10	R/W	3	According to Turbo hardware pin setting to fine tune PWM_VRAM reference voltage. If Turbo = 0, the PWM_VRAM Voltage table is set by Register 02h bit 3:0. 0000: 0.74V



7.3 Register — Index 03h

Reserved register. Do not write the reserved register to avoid the mis-action, please.

7.4 PWM_VTT_10, PWM_VTT_11 Fine tune Voltage Register — Index 04h

Bit	Name	R/W	Default	Description
			X	According to Turbo hardware pin setting to fine tune PWM_VTT
				reference voltage. If Turbo = 1, the PWM_VTT Voltage table is set by
				Register 04h bit 7:4.
			1/	0000 : 0.74V 1000 : 0.90V
		4		0001 : 0.76V 1001 : 0.92V
7:4	DVA (A A) (TT . 4.4	D 0.47		0010 : 0.78V 1010 : 0.94V
	PWMVTT_11	R/W	3	0011 : 0.80V 1011 : 0.96V
				0100 : 0.82V 1100 : 0.98V
				0101 : 0.84V
				0110 : 0.86V 1110 : 1.02V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3
				According to Turbo hardware pin setting to fine tune PWM_VTT
				reference voltage. If Turbo = 0, the PWM_VTT Voltage table is set by
				Register 04h bit 3:0
				0000 : 0.74V 1000 : 0.90V
				0001 : 0.76V 1001 : 0.92V
3:0	PWMVTT_10	R/W	2	0010 : 0.78V
3.0	F VV IV V I I _ 10	IX/VV	3	0011 : 0.80V
				0100 : 0.82V 1100 : 0.98V
				0101 : 0.84V 1101 : 1.00V
				0110 : 0.86V 1110 : 1.02V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3

7.5 Register — Index 05h

Reserved register. Do not write the reserved register to avoid the mis-action, please.



7.6 LR_PCIE_10, LR_PCIE_11 Fine tune Voltage Register — Index 06h

Bit	Name	R/W	Default	Description
)			According to Turbo hardware pin setting to fine tune LR_PCIE
				reference voltage. If Turbo = 1, the LR_PCIE Voltage table is set by
				Register 06h bit 7:4.
		77_		0000 : 0.74V
	` ///			0001 : 0.76V 1001 : 0.92V
	I PROJE 11	D. 1		0010 : 0.78V 1010 : 0.94V
7:4	LRPCIE_11	R/W	3	0011 : 0.80V
			1	0100 : 0.82V
				0101 : 0.84V 1101 : 1.00V
				0110 : 0.86V 1110 : 1.02V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3
				According to Turbo hardware pin setting to fine tune LR_PCIE
			2×	reference voltage. If Turbo = 0, the LR_PCIE Voltage table is set by
				Register 06h bit 3:0
				0000 : 0.74V 1000 : 0.90V
				0001 : 0.76V 1001 : 0.92V
	LD DOLE 40	DAM		0010 : 0.78V 1010 : 0.94V
3:0	LR_PCIE_10	R/W	3	0011 : 0.80V
				0100 : 0.82V 1100 : 0.98V
				0101 : 0.84V 1101 : 1.00V
				0110 : 0.86V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3

7.7 Register — Index 07h

Reserved register. Do not write the reserved register to avoid the mis-action, please.



7.8 LR3_10, LR3_11 Fine tune Voltage Register — Index 08h

Bit	Name	R/W	Default	Description
		10		According to Turbo hardware pin setting to fine tune LRPCIE reference
				voltage. If Turbo = 1, the LRPCIE Voltage table is set by Register 08h
		Z		bit 7:4.
				0000 : 0.74V 1000 : 0.90V
				0001 : 0.76V 1001 : 0.92V
7.4	1.00.44	Day		0010 : 0.78V 1010 : 0.94V
7:4	LR3_11	R/W	3	0011 : 0.80V
		4		0100 : 0.82V 1100 : 0.98V
				0101 : 0.84V 1101 : 1.00V
				0110 : 0.86V 1110 : 1.02V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3
				According to Turbo hardware pin setting to fine tune LR3 reference
				voltage. If Turbo =0, the LR3 Voltage table is set by Register 08h bit 3:0
				0000 : 0.74V 1000 : 0.90V
				0001 : 0.76V 1001 : 0.92V
				0010 : 0.78V 1010 : 0.94V
3:0	LR3_10	R/W	3	0011 : 0.80V
				0100 : 0.82V 1100 : 0.98V
				0101 : 0.84V 1101 : 1.00V
				0110 : 0.86V
				0111 : 0.88V 1111 : 1.04V
				The function must be enable by Register 09 Bit3 and Register 0A bit 3

7.9 LRPCIE_11, LR3_11 Fine tune Voltage Register — Index 09h

Bit	Name	R/W	Default	Description	
7-6	USBMODE	R/W	1 USB Power mode select, 00:DUAL 01:STR 10:OFF 11:OFF		
5	VRAM_MODE	R/W	1	VRAM Power mode select, 0 : VCC 1:STR	
4	VTT_MODE	R/W	0	VTT Power mode select, 0 : VCC 1: STR	



				TURBO function Enable, if set to 1 the register 01~08h will enable fine
3	TURBO_EN	R/W	0	tune function when the fine tune setting is Turbo mode (Register 0A bit
			N 0	3)
2	TURBO_INV	R/W	0	TURBO function sequence inverter. TURBO_INV=0: If TURBO value changes from 0 to 1, it will fine tune directly, Otherwise, it will delay 20ms to fine tune reference voltage. TURBO_INV=1: If TURBO value changes from 1 to 0, it will fine tune directly. Otherwise, it will delay 20ms to fine tune reference voltage
1	Reserved	R/W	0	Reserved
0	FAULT_EN	R/W	0	When register 09H bit 1 is set to FAULT_N mode, Set this bit to 1 to enable FAULT Function, When FAULT_N is low in S0 State, it will Shut down PWM_VRAM, PWM_VTT, LR_PCIE, LR_VID directly,.

7.10 PLED ACPI Frequency setting Register — Index 0Ah

Bit	Name	R/W	Default	Description		
7-6	PLED_SET[9:8]	R/W	0	PLED frequency setting, When PLED_SET[9:8] set equal to S3_N, S5_N, the PLED pin will be tri-state (OD) *note: {1,1} represent S0 State, {1,0} represent S3 State, {00} represent S5 State, {01} the state is reserved		
5-4	SLED_SET[9:8]	R/W	3	SLED frequency setting, When SLED_SET[9:8] set equal to S3_N, S5_N, the PLED pin will be tri-state (OD) *note: {1,1} represent S0 State, {1,0} represent S3 State, {00} represent S5 State, {01} the state is reserved		
3	VFB_SEL	R/W	Manual mode or Turbo mode selection, 0:turbo 1:Manual If the setting is Turbo mode, set register 09H bit 3 to enable the fine tu function. If the setting is Manual mode, Write Register 02/04/06/08 Bit [7:4] to fit tune voltage.			
2	LED_INV	R/W	1	1 Set to 1 , the PLED and SLED CLK is inverted		
1	VRAM_OCEN	R/W	1	PWM_VRAM Over current enable		
0	VTT_OCEN	R/W	1	PWM_VTT Over current enable		



7.11 PLED ACPI Frequency setting Register — Index 0Bh

Bit	Name	R/W	Default	Description
				PLED frequency setting, When the
)	PLED_SET[7:6] = S3_N, S5_N, PLED will be 1HZ toggle pulse with 50
	PLED_SET[7:0]	R/W	9B	duty cycle
				PLED_SET[5:4] = S3_N, S5_N, PLED will be 1/2 HZ toggle pulse with
7-0				50 duty cycle
7-0				PLED_SET[3:2] = S3_N, S5_N, PLED will be 1/4HZ toggle pulse with 50
				duty cycle
			1	PLED_SET[1:0] = S3_N, S5_N, PLED will drive low
			$\langle \langle \rangle \rangle$	*note : {1,1} represent S0 State, {0,1} represents S3 State,
				{0,0} represent S5 State, {1,0} is tri-state,

7.12 SLED ACPI Frequency setting Register — Index 0Ch

Bit	Name	R/W	Default	Description			
			15	SLED frequency setting, When the			
				SLED_SET[7:6] = S3_N, S5_N, SLED will be 1HZ toggle pulse with 50			
	SLED_SET[7:0] F			duty cycle			
				SLED_SET[5:4] = S3_N, S5_N, SLED will be 1/2 HZ toggle pulse with			
7-0		R/W	98	50 duty cycle			
7-0				SLED_SET[3:2] = S3_N, S5_N, SLED will be 1/4HZ toggle pulse with 50			
				duty cycle			
				SLED_SET[1:0] = S3_N, S5_N, SLED will drive low			
				*note : {1,1} represent S0 State, {0,1} represents S3 State,			
				{0,0} represent S5 State, {1,0} is tri-state,			

7.13 Under Voltage, Over Current Enable Protection Register — Index 10h

Bit	Name	R/W	Default	Description	
7	VPCIE_UVEN	R/W	1	1 VPCIE Under voltage enable	
6	VID_UVEN	R/W	1	VID Under voltage enable	
5	VDUAL3V_UVEN	R/W	1	VDUAL3V Under voltage enable	
4	LR1_UVEN	R/W	1	LR1 Under voltage enable	



3	LR2_UVEN	R/W	1	LR2 Under voltage enable
2	LR3_UVEN	R/W	1	LR3 Under voltage enable
1	PWM_VTT_UVEN	R/W	1	PWM_VTT Under voltage enable
0	PWM_VRAM_UVEN	R/W	1	PWM_VRAM Under voltage enable

7.14 Register — Index 11h

Bit	Name	R/W	Default	Description			
7	Reserved	R/W	0	Reserved			
6	Reserved	R/W	0	Reserved			
5	Reserved	R/W	0	eserved			
4	Reserved	R/W	0/-	Reserved			
3	Reserved	R/W	0	Reserved			
2	Reserved	R/W	0	Reserved			
1	DEC_VFB	R/W	0	Reserved Function: when set to 1, it can decrease regulators VFB voltage, it must fix the related fine tune register bit2, bit 3 to zero, for example 100XX, It provide 4 kinds decrease voltage 10000: 0.72V 10001: 0.70V 10010: 0.68V 10011: 0.66V			
0	PROTECTION_SEL	R/W	0	Set to 1 can toggle S5_N to recovery, if VRAM, VTT, LR_PCIE, LR_VIE Shut down by Over current or Under voltage or Fault_N SD, Set to 0 must power off to recovery.			



8 Electrical Characteristic

Absolute Maximum Ratings

PARAMETER	SYMBOL	RATINGS	UNIT
IC supply voltage	VCC	7	V
ESD classification	НВМ	2	kV
Maximum junction temperature (plastic package)	T _j	- 0°C to 125°C	°C
Maximum storage temperature	T _{STO}	-65~150	°C
Maximum lead temperature (soldering 10s)		260	°C

Note: If ICs are stressed beyond the limits listed in the "absolute maximum ratings", they may be permanently destroyed. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

DC and AC electrical characteristics (VCC = 12V, TA = 25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
VCC SUPPLY CURRENT/Regulated Voltage							
Nominal supply current 5VCC	lcc	UGATE, LGATE and DRIVE2 open		6	15	mA	
POWER-ON RESET		0.34/	VZ				
Rising VCC threshold	6 /		3.0	3.3	03.6	٧	
Falling VCC threshold			2.7	3.0	3.3	٧	
OSCILLATOR AND Soft-start		-//2	6/) /		
Free running frequency	Fosc		200	250	300	kHz	
※ Ramp Amplitude	△Vosc			1.5		V _{P-P}	
Soft-start interval	T _{SS}	Css=0.1u	8.4	12.4	17.4	ms	
Dead time	T _{DT}	2V to 2V	20	30	50	ns	
REFERENCE VOLTAGE							
Reference voltage	V _{REF}	VCC=5V, T= 25	0.784	0.8	0.816	V	
PWM CONTROLLER GATE DRIVER	RS						
Upper Drive Source	R _{UGATE}	VDS = 1V, VGS = 12V,		7	14	Ω	
Upper Drive Sink	R _{UGATE}	VDS = 1V, VGS = 12V		5	10	Ω	
Lower Drive Source	R _{LGATE}	VDS = 1V, VGS = 12V		7	14	Ω	
Lower Drive Sink	R _{LGATE}	VDS = 1V, VGS = 12V		5	10	Ω	



PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Error Amplifier							
Slew Rate	SR			4.5		V/us	
※ DC Gain	A0			34		dB	
Linear Regulator							
DC Gain	2			70		dB	
Gain Bandwidth Product				1.86		MHz	
Slew Rate				38		V/us	
Drive High Output Voltage		7		12		V	
Drive Low Output Voltage				0		V	
Drive High Output Source Current	-/	Vo=9V; VDDA=10V			-0.54	mA	
Drive Low Output Sink Current	47	Vo=1V; VDDA=10V		0.52		mA	
Protection							
OCSET Current Source	I _{OCSET}	U//Z		40		uA	
FB Under Voltage Trip		FB Falling	0.4	0.5	0.6	V	
VRAM(V _{DDQ}) UV Level		4//7	0.4	0.5	0.6	V	
VTT_PWM (V _{GMCH}) UV Level			0.4	0.5	0.6	V	
Charge Pump)_				
Charge Pump Frequency			1/5	250	0	KHz	
Charge Pump Voltage				9.5		V	
Switch Controller				//			
DUALGATE Output High Voltage		(///).		9.5		V	
VCCGATE Output High Voltage			10.8	12	13.2	V	
USBGATE SS Source Current		40///	10.8	12	13.2	V	


[※]: Design Guarantee


9 Ordering Information

Part Number	Package Type	Production Flow
F72568DG	48-LQFP Green Package	Commercial, 0°C to +70°C



10 Package Dimensions (48LQFP)





	Dimension in inch			Dimension in mm			
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.	
Α						1.60	
Αı				0.05		0.15	
A ₂				1.35	1.40	1.45	
b				0.17	0.20	0.27	
С				0.09		0.20	
D					7.00		
Е					7.00		
e					0.50		
Н□					9.00		
H _E					9.00		
L				0.45	0.60	0.75	
L ₁					1.00		
у					0.08		
0				0	3.5°	7	

- 1. Dimensions D & E do not include interlead
- Dimension b does not include dambar protrusion/intrusion.
- Controlling dimension: Millimeters
 General appearance spec. should be based on final visual inspection spec.



Feature Integration Technology Inc.

Headquarters

3F-7, No 36, Tai Yuan St.,

Chupei City, Hsinchu, Taiwan 302, R.O.C.

TEL: 886-3-5600168 FAX: 886-3-5600166

www: http://www.fintek.com.tw

Taipei Office

Bldg. K4, 7F, No.700, Chung Cheng Rd.,

Chungho City, Taipei, Taiwan 235, R.O.C.

TEL: 866-2-8227-8027 FAX: 866-2-8227-8037

Please note that all datasheet and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this datasheet belong to their respective owner

19



11 Application Circuit

F72568




Figure F72568 application circuit 20