

# FDD6637

# 35V P-Channel PowerTrench® MOSFET

### **General Description**


This P-Channel MOSFET has been produced using Fairchild Semiconductor's proprietary PowerTrench technology to deliver low Rdson and optimized Bvdss capability to offer superior performance benefit in the applications.


### **Applications**

- Inverter
- Power Supplies

### **Features**

- -55 A, -35 V  $R_{DS(ON)}$  = 11.6 m $\Omega$  @  $V_{GS}$  = -10 V  $R_{DS(ON)}$  = 18 m $\Omega$  @  $V_{GS}$  = -4.5 V
- High performance trench technology for extremely low  $R_{\text{DS(ON)}}$
- RoHS Compliant





# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-35	V	
V <sub>DS(Avalanche)</sub>	Drain-Source Avalanche Voltage (maximum) (Note 4)			-40	V
V <sub>GSS</sub>	Gate-Source Voltage			±25	V
I <sub>D</sub>	Continuous Drain Current	@T <sub>C</sub> =25℃	(Note 3)	-55	А
		@T <sub>A</sub> =25°C	(Note 1a)	-13	
		Pulsed	(Note 1a)	-100	
P <sub>D</sub>	Power Dissipation	@T <sub>C</sub> =25°C	(Note 3)	57	W
		@ T <sub>A</sub> =25°C	(Note 1a)	3.1	
		@ T <sub>A</sub> =25°C	(Note 1b)	1.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	

### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	2.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	
Rela	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	

**Package Marking and Ordering Information** 

Device Marking	Device Marking Device		Package Reel Size		Quantity	
FDD6637	D6637 FDD6637 D-PAK (TO-252)		13"	12mm	2500 units	

©2006 Fairchild Semiconductor Corporation FDD6637 Rev C2(W)


www.fairchildsemi.com

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings	1		l	I	l
E <sub>AS</sub>	Drain-Source Avalanche Energy (Single Pulse)	V <sub>DD</sub> = -35 V, I <sub>D</sub> = -11 A, L=1mH		61		mJ
I <sub>AS</sub>	Drain-Source Avalanche Current			-14		Α
Off Chara	acteristics(Note 2)					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-35			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -28 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 25 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.6	-3	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V},  I_D = -14 \text{ A}$ $V_{GS} = -4.5 \text{ V},  I_D = -11 \text{ A}$ $V_{GS} = -10 \text{ V},  I_D = -14 \text{ A},  T_J = 125^{\circ}\text{C}$		9.7 14.4 14.7	11.6 18 19	mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V},  I_D = -14 \text{ A}$		35		S
	Characteristics	1			I	1
C <sub>iss</sub>	Input Capacitance			2370		pF
Coss	Output Capacitance	$V_{DS} = -20 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		470		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHz		250		pF
R <sub>G</sub>	Gate Resistance	f = 1.0 MHz		3.6		Ω
Switchin	g Characteristics (Note 2)	1		I	<u>l</u>	1
t <sub>d(on)</sub>	Turn-On Delay Time			18	32	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = -20 \text{ V}, \qquad I_{D} = -1 \text{ A},$		10	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		62	100	ns
t <sub>f</sub>	Turn-Off Fall Time			36	58	ns
Q <sub>g</sub>	Total Gate Charge, V <sub>GS</sub> = −10V			45	63	nC
Q <sub>g</sub>	Total Gate Charge, V <sub>GS</sub> = −5V	$V_{DS} = -20 \text{ V},  I_{D} = -14 \text{ A}$		25	35	nC
Q <sub>gs</sub>	Gate-Source Charge	7		7		nC
$Q_{gd}$	Gate-Drain Charge			10		nC

Electrical Characteristics T <sub>A</sub> = 25°C unless otherwise noted							
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Drain-So	Drain-Source Diode Characteristics						
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -14 \text{ A}$ (Note 2)		-0.8	-1.2	V	
trr	Diode Reverse Recovery Time	$IF = -14$ A, $diF/dt = 100$ A/ $\mu$ s		28		ns	
Qrr	Diode Reverse Recovery Charge			15		nC	

#### Notes

1. R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a)  $R_{\theta JA} = 40$ °C/W when mounted on a  $1in^2$  pad of 2 oz copper



b)  $R_{\theta JA} = 96$ °C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%

3. Maximum current is calculated as:  $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ 

where  $P_D$  is maximum power dissipation at  $T_C = 25^{\circ}C$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10V$ . Package current limitation is 21A

4. BV(avalanche) Single-Pulse rating is guaranteed if device is operated within the UIS SOA boundary of the device.

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# **Typical Characteristics**




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Single Pulse Maximum Peak Current




Figure 12. Unclamped Inductive Switching Capability

# **Typical Characteristics**




Figure 13. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

### **Test Circuits and Waveforms**




Figure 14. Unclamped Inductive Load Test Circuit

Figure 15. Unclamped Inductive Waveforms




Figure 16. Gate Charge Test Circuit




Figure 17. Gate Charge Waveform




Figure 18. Switching Time Test Circuit




Figure 19. Switching Time Waveforms

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SILENT SWITCHER® ACEx™ FACT Quiet Series™  $OCX^{TM}$ UniFET™  $\mathsf{UltraFET}^{\circledR}$ ActiveArray™ GlobalOptoisolator™  $OCXPro^{TM}$ SMART START™  $\mathsf{OPTOLOGIC}^{\circledR}$ GTO™ SPM™ VCX™ Bottomless™ Build it Now™ HiSeC™ OPTOPLANAR™ Stealth™ Wire™ CoolFET™ I<sup>2</sup>C™  $\mathsf{PACMAN^{TM}}$ SuperFET™ SuperSOT™-3 i-Lo™ POP™ CROSSVOLT™ DOME™  $ImpliedDisconnect^{\mathsf{TM}}$ Power247™ SuperSOT™-6 EcoSPARK™ IntelliMAX™ PowerEdge™ SuperSOT™-8 E<sup>2</sup>CMOS™ ISOPLANAR™ PowerSaver™ SyncFET™ EnSigna™ LittleFET™ PowerTrench<sup>®</sup> ТСМ™

 $\mathsf{MICROCOUPLER}^{\mathsf{TM}}$ QFET® FACT™ TinyBoost™  $\mathsf{FAST}^{\circledR}$ QS™ TinyBuck™ MicroFET™ . TinyPWM™ FASTr™ MicroPak™ QT Optoelectronics™ FPS™ MICROWIRE™ Quiet Series™ TinyPower™  $\mathsf{TinyLogic}^{\mathbb{R}}$  $RapidConfigure^{\intercal_{M}}$ FRFET™  $MSX^{TM}$ MSXPro™ RapidConnect™ TINYOPTO™

Across the board. Around the world.™ SerDes™ TruTranslation™

The Power Franchise<sup>®</sup> ScalarPump<sup>™</sup> UHC<sup>™</sup> Programmable Active Droop<sup>™</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.